Computing Techniques Using Heterogeneous Multicore Architecture

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2014 by IJETT Journal
Volume-13 Number-4
Year of Publication : 2014
Authors : P.Bharath Kumar , Gowrish K.G , J.Asifa anjum


P.Bharath Kumar , Gowrish K.G , J.Asifa anjum. "Computing Techniques Using Heterogeneous Multicore Architecture", International Journal of Engineering Trends and Technology (IJETT), V13(4),180-183 July 2014. ISSN:2231-5381. published by seventh sense research group


The one of the power sufficient computing mechanism is the usage of heterogeneous multi-core processors. It has the ability to meet different resource requirements of various applications in a workload. The challenge of these heterogeneous multi-core processors is the scheduling of programs in a workload. For this purpose, it uses a scheduling mechanism that has a fuzzy logic to calculate suitability between programs and cores. This method achieves 15% average reduction in energy delay product (EDP) when compared to other scheduling mechanisms. Another one we use the Intel’s Quick IA heterogeneous prototype platform for studying scheduling.


[1].Multi-core architectures BY Jernej Barbic15-213, Spring 2007 May 3, 2007.
[2]. Noel Eisley,Vassos Soteriou,Li-Shiuan Peh High-Level power Analysis for Multi-core chips NJ08554.
[3]. Jihong Kim Power -Aware Resource Management Techniques for Low-Power Embedded Systems.
[4]. Baniasadi A.,Moshovos A.,"Instruction flow-Based Frontend Throttling for Power-Aware High performance Processors" proceedings of the International symposium on Low Power Electronics and Designs ISLPED01,August 2001.
[5]. Brooks D.Tiwari v.Martonosi M. "Wattch:A Frame work for Architectural -Level Power Analysis and Optimizations " proceedings of the International Symposium on computer Architecture, ISCA,JUNE 2000.
[6]. M.Hamada,y.Ooteguro "Utilizing Surplus Timing for Power Reduction" proceedings of IEEE custom Integrated Circuits Conference 2001,pp.89-92.
[7]. R.Brodersen M.Horowitz, D.Markovic, B.Nikolic and V.Stojanovic "Methods for True power Minimization" proceedings ICCAD,San jose,CA,November 2002.pp 35-42.
[8]. Anand,M.Nightingale and Flinn J.2004.Ghosts in the Machine:Interfaces for better power management. proceedings of the International Conference 23-35.
[9]. Bahar,R.I and Manne 2001.Power and Energy reduction Via pipeline balancing proceedings of the International Symposium on Hardware/Software Code design.
[10]. ACM Computing Surveys, VOL.37, No.3.September 2005.

Heterogeneous, computing mechanism