A Design of Low Power NAND based Multiplexer Circuit in CMOS to DPL Converter for Smart card Security System

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2015 by IJETT Journal
Volume-20 Number-6
Year of Publication : 2015
Authors : Ms.S.Nagalakshmi, Ms.R.Chitra
  10.14445/22315381/IJETT-V20P255

MLA 

Ms.S.Nagalakshmi, Ms.R.Chitra"A Design of Low Power NAND based Multiplexer Circuit in CMOS to DPL Converter for Smart card Security System", International Journal of Engineering Trends and Technology (IJETT), V20(6),283-287 Feb 2015. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract

In the consumer market the smart cards are frequently used as cryptographic device to provide security and storage of secret information. Security issues play a major role in smart cards. Now-a-days a large amount of attacks have been developed to hack the secret information by leakage of such private data in the form of power during the processing of smart cards.These types of attacks are often referred as side channel analysis(SCA).For stealing the information,a technique called differential power analysis (DPA) attacks is used. This is a very powerful technique for stealing the secret data. To protect the information from stealing, dual-rail pre-charge logic(DPL) technique is implemented. By using DPL technique the original power cannot be hacked.

References

[1] T. S. Messerges, E. A. Dabbish, and R. H. Sloan, “Examining smartcard security under the threat of power analysis attacks,” IEEE Trans.Comput., vol. 51, no. 5, pp. 541–552, 2002.
[2] S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards. New York, NY, USA: Springer-Verlag, 2007.
[3] K. Tiri and I. Verbauwhede, “Simulation models for side-channel information leaks,” in Proc. 42ndDesign Automation Conference (DAC), 2005, pp. 228–233.
[4] P. C. Kocher, J. Jaffe, and B. Jun, “Differential power analysis,” Proc. CRYPTO’99, pp. 388–397, 1999.ALIOTO et al.: EFFECTIVENESS OF LEAKAGE POWER ANALYSIS ATTACKS 441
[5] K. Tiri and I. Verbauwhede, “A logic level design methodology for a secureDPAresistant ASIC or FPGA implementation,” in Proc.Design,Automation Test Eur. Conf. Expo. (DATE ’04), 2004, pp. 246–251.
[6] K. Tiri and I. Verbauwhede, “A digital design flow for secure integratedcircuits,” IEEE Trans. Computer-Aided Design Integr.CircuitsSyst.,vol. 25, no. 7, pp. 1197–1208, 2006.
[7] T. Popp and S. Mangard, “Masked Dual-Rail Pre-charge logic: DPAresistance without routing constraints ,” in Proc. CHES’05, Scotland,UK, Sep. 2005, vol. 3659, pp. 172–186.
[8] K. Tiri, M. Akmal, and I. Verbauwhede, “A dynamic and differentialCMOS logic with signal independent power consumption to withstanddifferential power analysis on smart cards,” in Proc. ESSCIRC02, 2002, pp. 403–406.
[9] M. Bucci, L. Giancane, R. Luzzi, and A. Trifiletti, “Three-Phase Dual-Rail Pre-Charge logic,” in Proc. Cryptographic Hardware and EmbeddedSyst.—CHES 2006, 8th Int. Workshop, Lecture Notes in ComputerSci. Springer, Yokohama, Japan, Oct. 10–13, 2006.
[10] M. Bucci, L. Giancane, R. Luzzi, G. Scotti, and A. Trifiletti, “Delay-Based Dual-Rail precharge logic,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 19, no. 7, pp. 1147–1153, 2011.
[11] L. Lin and W. P. Burleson, “Analysis and mitigation of process variationimpacts on Power-Attack Tolerance,” in Proc. Design AutomationConf. (DAC), 2009, pp. 238–243.
[12] Int. Tech. Roadmap for Semiconductors. (2008) [Online].Available:http://public,itrs.net [13] A. Abdollahi, F. Fallah, andM. Pedram, “Leakage current reduction inCMOS VLSI circuits by input vector control,” IEEE Trans. Very LargeScaleIntegr. (VLSI) Syst., vol. 12, no. 2, pp. 140–154, 2004.
[14] L. Lin and W. Burleson, “Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems,” in Proc. IEEE Int. Symp.Circuits Syst. (ISCAS), 2008, pp. 252–255.
[15] H. Saputra, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, R. Brooks,S. Kim, and W. Zhang, “Masking the energy behavior of des encryption,”inProc. IEEE Design, Automation Test Europe Conf. Exhibition—DATE, 2003, pp. 84–89.
[16] M. Alioto, M. Poli, and S. Rocchi, “A general powermodel of differentialpower analysis attacks to static logic circuits,”IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst., vol. 18, no. 5, pp. 711–724,May 2010.
[17] M. Alioto,M. Poli, and S. Rocchi, “Differential powerAnalysisattackstoprecharged busses: a General analysis for symmetric-key cryptographic algorithms,” IEEE Trans. Dependable Secure Comput., vol. 7, no. 3, pp. 226–239, Sep. 2010.
[18]J. Giorgetti, G. Scotti, A. Simonetti, and A. Trifiletti, “Analysis of Datadependence of leakage current in CMOS cryptographic hardware,” in Proc.Great Lake Symp. VLSI (GSLVLSI 2007), Stresa, Italy, Mar. 11,2007,
[19] L. Giancane, M. Jovanovich, G. Scotti, and A. Trifiletti,“Leakagepower analysis of cryptographic devices implementedInnanometerCMOS technologies,” in Proc. Konferencija9-a 07: KonferencijazElektroniku, Telekomunikacije, Racunarstvo, Automatiku i NuklearnuTehniku, Herceg Novi (Montenegro), Jun. 2007, pp. 355–367.
[20] M. Alioto, L. Giancane, G. Scotti, and A. Trifiletti, “Leakage poweranalysis attacks: Well-defined procedure and first experimental results,”inProc. Int. Conf. Microelectron. (ICM), 2009, pp. 46–49.
[21] M. Alioto, L. Giancane, G. Scotti, and A. Trifiletti, “Leakage poweranalysis attacks: A Novel class of attacks to nanometer cryptographic circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 2, pp.355–367, Feb. 2010.
[22] M. Djukanovic, L. Giancane, G. Scotti, and A. Trifiletti, “Impact of process variations on LPA attacks effectiveness,” in Proc. Int. Conf. Computer Elect. Eng. (ICCEE09), 2009, pp. 102–106

Key words
Cryptography, Differential power analysis, Dual-rail pre-charge logic, Security, Smart card, Side-channel analysis(SCA)