Comparative Analysis of PLL for RF Applications

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2015 by IJETT Journal
Volume-26 Number-1
Year of Publication : 2015
Authors : Pallavi Patil, Virendra K. Verma
  10.14445/22315381/IJETT-V26P206

MLA 

Pallavi Patil, Virendra K. Verma"Comparative Analysis of PLL for RF Applications", International Journal of Engineering Trends and Technology (IJETT), V26(1),27-30 August 2015. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract
Among the many different frequency synthesis techniques, the dominant method used in the wireless communications industry is the digital PLL circuit. Compared to the analog techniques used in the infancy of frequency synthesis, the modern PLL is now a mostly digital circuit. Phase Locked Loop (PLL) is a fundamental part of radio, wireless and telecommunication technology. The goal of this document is to review the theory, design and analysis of different DPLL circuits. The digital phase locked loop, DPLL, is a circuit that is used frequently in modern integrated circuit design. This paper presents optimized comparison of different Digital Phase Locked Loops (DPLL) for generating RF carrier signal used for phase demodulation.

 References

[1] DESIGN OF ALL DIGITAL PHASE LOCKED LOOP (D-PLL) WITH FAST ACQUISITION TIME , M. Bharath Reddy 1, M. Sai Sarath Kumar 2, B. Suresh Kumar 3 1 IJRET: International Journal of Research in Engineering and Technology , eISSN: 2319-1163 | pISSN: 2321-7308
[2] H.-T.Ahm and D.J.Allstot,”A low-jitter 1.9-V CMOS PLL for ultraSPARC microprocessor applications,”IEEE J.Solid-States Circuits, vol.35,pp.450-454,May 1999.
[3] ] I.Hwang, S.Lee, S.Lee and S.Kim,”A digitally controlled phase locked loop with fast locking scheme for clock synthesis applications,”in IEEE Int.Solid-State circuits Conf.Dig.Tech.Papers, Feb.2000, pp.168-169.
[4] A 300MHz Direct Digital Frequency Synthesizer Based on Improved Redundant prediction CORDIC in 0.35um CMOS Pei-Lin Liu1*, Yi-Ding Huang2, Yue Huang3,Shu-Qin Wan4,78-1-4244-5798-4/10/$26.00 ©2010 IEEE
[5] Design of a PLL Based Frequency Synthesizer for WiMAX Applications Mohsen Tamaddon, Milad Ataei, and Abdolreza Nabavi Proceedings of ICEE 2010, May 11- 13, 2010 978-1-4244-6760-0/10/$26.00 ©2010 IEEE
[6] Al- Araji, S.R. Hussain, Z.M.;Al- Qutayri, M.A. “Digital Phase Lock Loops, Architecture and Applications” 2006, ,192p., Hardcover ISBN: 978-0-387-32863-8.
[7] Kanika Garg “DeSIGN OF LOW POWER PHASE LOCKED LOOP IN SUBMICRON TECHNOLOGY” International Journal of Advanced Technology & Engineering Research (IJATER) ,ISSN NO: 2250-3536 , VOLUME 2, ISSUE 2, MARCH 2012
[8] M. Bharath Reddy 1, M. Sai Sarath Kumar 2, B. Suresh Kumar 3 “Design of all digital phase locked loop (D-PLL) with fast acquisition time” IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163 pISSN: 2321-7308
[9] Abishek Mann “The Design of a Low-Power LowNoise Phase Lock Loop”, IEEE Proceedings of ISQED.2010.5450522, April 2010.
[10] Feng Lin “Research and Design of Low Jitter, Wide Locking-Range All-Digital Phase-Locked and DelayLocked Loops” PhD Thesis, Electrical Engineering, March 2000.
[11] Kanika Garg “DeSIGN OF LOW POWER PHASE LOCKED LOOP IN SUBMICRON TECHNOLOGY” International Journal of Advanced Technology & Engineering Research (IJATER) ,ISSN NO: 2250 , VOLUME 2, ISSUE 2, MARCH 2012
[12] Gayathri M G “Design of All Digital Phase Locked Loop in VHDL” International Journal of Engineering Research and Applications (IJERA) , ISSN: 2248-9622 ,Vol. 3, Issue 4, Jul-Aug 2013, pp.1074-1076
[13] Dr. P.H.Tandel, Anuradha P. Gharge, “Design of General Order Digital Phase Locked Loop” ISSN: 2277-3754 ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 2, Issue 7, and January 2013
[14] AbhilashaN.S, “OPTIMIZED DESIGN OF DIGITAL PHASE LOCKED LOOPS FOR RF CARRIER ACQUISITION” [Abhilashaetal,3(5):May,2014] ISSN:2277-9655 ,Scientific Journal Impact Factor: 3.449 (ISRA), Impact Factor: 1.852
[15] R.B. Staszewski,D. Leipold,K. Muhammad, and P. T.Balsara, “Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deepsubmicrometer CMOS process,” IEEE Trans. Circuits Syst. II., vol. 50, no. 11, pp. 815–828, Nov. 2003.
[16] Behavioural Modelling and Simulation of PLL Based Integer N Frequency Synthesizer using Simulink ,Jyoti P. Patra and Umesh C. Pati International Journal of Electronics and Communication Engineering. ISSN 0974- 2166 Volume 5, Number 3 (2012), pp. 351-362
[17] Guan-Chyun Hsieh, Senior Member and James C, Hung, Fellow “Phased- Locked Loop Techniques- A Survey” IEEE Transactions on Industrial Electronics, Vol. 43,No. 6, Dec 1996.

Keywords
Phase locked loop, digital phase locked loop, flip-flop DPLL, Nyquist- rate DPLL, Lead- Lag DPLL, Exclusive –OR DPLL, Zero-crossing DPLL.