Reconfigurable Fir Digital Filter Realization on FPGA

Reconfigurable Fir Digital Filter Realization on FPGA

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2015 by IJETT Journal
Volume-30 Number-3
Year of Publication : 2015
Authors : Atmakuri Vasavi, Sita Madhuri Bondila

Citation 

Atmakuri Vasavi, Sita Madhuri Bondila"Reconfigurable Fir Digital Filter Realization on FPGA", International Journal of Engineering Trends and Technology (IJETT), V30(3),133-137 December 2015. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract
This paper presents efficient distributed arithmetic (DA)-based approaches for high-throughput reconfigurable implementation of finite-impulse response (FIR) filters whose filter coefficients change during runtime. Conventionally, for reconfigurable DA-based implementation of FIR filter, the lookup tables (LUTs) are required to be implemented in RAM and the RAM-based LUT is found to be costly for ASIC implementation. Therefore, a shared-LUT design is proposed to realize the DA computation. Instead of using separate registers to store the possible results of partial inner products for DA processing of different bit positions, registers are shared by the DA units for bit slices of different weightage. The proposed design has nearly 68% and 58% less area-delay product and 78% and 59% less energy per sample than the DA-based systolic structure and the carry save adder (CSA)-based structure, respectively, for the ASIC implementation. A LUT, which stands for LookUp Table, in general terms is basically a table that determines what the output is for any given input(s). In the context of combinational logic, it is the truth table. This truth table effectively defines how your combinatorial logic behaves.In other words, whatever behaviour you get by interconnecting any number of gates (like AND, NOR, etc.), without feedback paths (to ensure it is state-less), can be implemented by a LUT.

 References

1. T. Hentschel, M. Henker, and G. Fettweis, ?The digital front-end of software radio terminals, IEEE Pers. Commun. Mag., vol. 6, no. 4, pp. 40–46, Aug. 1999.
2. K.-H. Chen and T.-D. Chiueh, ?A low-power digit-based reconfigurable FIR filter, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 617–621, Aug. 2006.
3. L. Ming and Y. Chao, ?The multiplexed structure of multi-channel FIR filter and its resources evaluation, in Proc. Int. Conf. CDCIEM, Mar. 2012, pp. 764–768.
4. I. Hatai, I. Chakrabarti, and S. Banerjee, ?Reconfigurable architecture of a RRC FIR interpolator for multi-standard digital up converter, in Proc.IEEE 27th IPDPSW, May 2013, pp. 247–251.
5. A. G. Dempster and M. D. Macleod, ?Use of minimumadder multiplier blocks in FIR digital filters, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569–577, Sep. 1995.
6. S. A. White, ?Applications of distributed arithmetic to digital signal processing: A tutorial review, IEEE ASSP Mag., vol. 6, no. 3, pp. 4–19, Jul. 1989.
7. P. K. Meher, ?Hardware-efficient systolization of DAbased calculation of finite digital convolution, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 707–711, Aug. 2006.
8. P. K. Meher, S. Chandrasekaran, and A. Amira, ?FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic,IEEE Trans. Signal Process., vol. 56, no. 7, pp. 3009–3017, Jul. 2008.
9. M. Kumm, K. Moller, and P. Zipf, ?Dynamically reconfigurable FIR filter architectures with fast reconfiguration, in Proc. 8th Int. Workshop ReCoSoC, Jul. 2013, pp. 1–8.
10. E. Ozalevli, W. Huang, P. E. Hasler, and D. V. Anderson, ?A reconfigurable mixed-signal VLSI implementation of distributed arithmetic used for finiteimpulse response filtering, IEEE Trans. Circuits Syst. I, Reg.Papers, vol. 55, no. 2, pp. 510–521, Mar. 2008.
11. D. J. Allred, H. Yoo, V. Krishnan, W. Huang, and D. V. Anderson, ?LMS adaptive filters using distributed arithmetic for high throughput, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1327–1337, Jul. 2005.
12. P. K. Meher and S. Y. Park, ?High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic, in Proc. IEEE/IFIP 19th Int. Conf. VLSISOC, Oct. 2011, pp. 428–433.
13. DesignWare Building Block IP User Guide, Synposys, Inc., Mountain View, CA, USA, 2012, 06-SP2. LogiCORE IP FIR Compiler v5.0, Xilinx, Inc., San Jose, CA, USA, 2010.

Keywords
FIR, Digital Filter, Reconfigurable, FPGA.