Implementation of Fault Diagnosis Scheme for Clefia Algorithm

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2016 by IJETT Journal
Volume-34 Number-1
Year of Publication : 2016
Authors : P.Ramakrishna, Morigadi Anusha, M. Swathi
 10.14445/22315381/IJETT-V34P209

MLA 

P.Ramakrishna, Morigadi Anusha, M. Swathi"Implementation of Fault Diagnosis Scheme for Clefia Algorithm", International Journal of Engineering Trends and Technology (IJETT), V34(1),43-49 April 2016. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract
In this paper fault diagnosis scheme for the lightweight internationally standard block CLEFIA algorithm is proposed. The CLEFIA is a symmetric key block cipher. The symmetric key algorithm in which both the encryption and decryption use a single key. The CLEFIA provides acceptable confidentiality with low cost and compare to other algorithm like AES, DES...etc has more compact hardware implementation. The CLEFIA algorithm s-boxes are different from AES both in terms of the irreducible polynomial used and the different affine transforms used before and after the multiplicative inversion. To analyze the propagation of faults that occur during transmission due to error in s-box is detected and corrected. The fault detection is done by using parity based error detection approach. Those faults are rectified by using fault diagnosis scheme. This reduces the data corruption and increases the performance. Xilinx ISE 14.3 is used for simulation and functionality verification and Xilinx XST is used for synthesis. Implemented Zynq 7000 FPGA.

 References

1) Edwin NC Mui,”Practical Implementation of Rijndael S-Box Using Combinational Logic”Custom R & D Engineer Texco Enterprise Ptd. Ltd
2) TaizoShirai, KyojiShibutani, Toru Akishita, Shiho Moriai, and Tetsu Iwata,"Hardware Implementations of the 128-bit Blockcipher CLEFIA (in Japanese)."IEICE Technical Report, ISEC2007-49 (2007-07), 2007.
3) Takeshi Sugawara, Naofumi Homma, Takafumi Aoki, and Akashi Satoh,"ASIC Implementations of the 128- bit Block Cipher CLEFIA".Computer Security Symposium 2007, CSS 2007, pp. 175-180, 2007.
4) JyotiTamak,“A Review of Fault Detection Techniques to Detect Faults and Improve the Reliability in Web Applications”International Journal of Advanced Research in Computer Science and Software Engineering Volume 3, Issue 6, June 2013.
5) G. Sutter, J. P. Deschamps, and J. Imaña, “Efficient elliptic curve pointmultiplication using digit serial binary field operations,” IEEE Trans. Ind.Electron., vol. 60, no. 1, pp. 217–225, Jan. 2013.
6) M. Mozaffari-Kermani and A. Reyhani- Masoleh, “A low-power high performance concurrent fault detection approach for the composite field S-box and inverse Sbox,” IEEE Trans. Comput., vol. 60, no. 9, pp. 1327– 1340, Sep. 2011
7) EwaIdzikowska, Krzysztof Bucholc,” Paritybased Detection of Multiple Errors in Sboxes” Proceedings of the InternationalMulticonference on Computer Science and Information Technology, pp. 453 – 457 ISSN 1896- 7094 © 2006 PIPS.
8) “Designing with FPGA and CPLDS” book by Bob Zeidman
9) “VERILOG PRIMER “book by BHASKAR.J Test book.

Keywords
CLEFIA, symmetric-key block cipher, efficient error detection and correction approach, field-programmable gate array (FPGA), reliability.