Dynamic circuits for CMOS and BICMOS low power VLSI Design

Dynamic circuits for CMOS and BICMOS low power VLSI Design

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2016 by IJETT Journal
Volume-35 Number-13
Year of Publication : 2016
Authors : Naveen Kumar, Rajesh Mehra
DOI :  10.14445/22315381/IJETT-V35P322

Citation 

Naveen Kumar, Rajesh Mehra"Dynamic circuits for CMOS and BICMOS low power VLSI Design", International Journal of Engineering Trends and Technology (IJETT), V35(13),605-609 May 2016. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract
Today, in dynamic circuit’s logic gates are used in CMOS and BICMOS technologies by using diodes, resistance and capacitors to decrease the swing in the voltage at output end. This technique improves both power dissipation and delay by using Vdd supply that is 1.8V.Here we discuss new BICMOS proposes and compare it wiith CMOS design. BICMOS logic has advantages such as large load drive capabilities, low static power dissipation, fast switching and high input impedance. In this paper, architecture is designed for CMOS and BICMOS logic using Cad tool and compared the results. BICMOS has better performance in terms of delay and power consumption, in compared to CMOS.

 References

[1] S. H. K. Embabi, et. al., “New full-voltage-swing BiCMOS buffers,”IEEE Journal of Solid-State Circuits, vol. 26, no. 2, Feb. 1991, pp. 150-153.
[2] T. M. Liu, T.-Y. Chiu, and R. G. Swartz, “High performance BiCMOS technology,” Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 9-12, pp. 24.1.1-24.1.5.
[3] Priti Gupta, Rajesh Mehra, “Power and Area Efficient Design of 6T Multiplexerusing Transmission Gate Logic”. International Journal of Computer Applications (0975 – 8887)Volume 119 – No.6, June 2015.
[4] T. Sakurai, “A review on low-voltage BiCMOS circuits and a BiCMOS vs. CMOS speed comparison,” Proceedings of the 35th Midwest Symposium on Circuits and Systems, vol. 1, Aug. 9-12, 1992, pp. 564-567.
[5] G. Kitsukawa, et. al., “An experimental 1-Mbit BiCMOS DRAM,” IEEE Journal of Solid-State Circuits, vol. sc-22, no. 5, Oct. 1987, pp. 657-662.
[6] C.-Y. Wu and T.-K. Tseng,“Bipolar bootstrapped multiemitter BiCMOS (B2M-BiCMOS) logic for low-voltage applications,” Proceedings of the Third IEEE International Conference on Electronics, Circuits, and Systems, Oct. 13-16, 1996, vol. 2, pp. 1174-1177.
[7] Richa Singh, Rajesh Mehra, “POWER EFFICIENT DESIGN OF MULTIPLEXER USING. ADIABATIC LOGIC.” International Journal of Advances in Engineering & Technology, Vol. 6, Issue 1, pp. 246-254.

Keywords
CMOS,BICMOS,Low power