Design and Implementation of a delay and area efficient 32x32bit Vedic Multiplier using Brent Kung Adder

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2016 by IJETT Journal
Volume-41 Number-8
Year of Publication : 2016
Authors : Ayushi Sharma, Er. Ajit Singh
  10.14445/22315381/IJETT-V41P271

MLA 

Ayushi Sharma, Er. Ajit Singh "Design and Implementation of a delay and area efficient 32x32bit Vedic Multiplier using Brent Kung Adder", International Journal of Engineering Trends and Technology (IJETT), V41(8),393-398 November 2016. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract
This paper proposed the design of a delay and area efficient 32x32bit Vedic Multiplier using the techniques of Ancient Indian Vedic Mathematics that have been modified to improve performance. BRENT KUNG ADDER, modified Ripple Carry Adder and modified Kogge Stone adders are used to design proposed 32x32bit Vedic Multiplier. Vedic Mathematics is the ancient system of mathematics which has a unique technique of calculations based on 16 Sutras. The work has proved the efficiency of Urdhva Tiryakbhyam– Vedic method for multiplication which strikes a difference in the actual process of multiplication itself. It enables parallel generation of intermediate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels using Karatsuba algorithm with the compatibility to different data types. Urdhva Tiryakbhyam Sutra is most efficient Sutra (Algorithm), giving minimum delay for multiplication of all types of numbers, either small or large. Further, the Verilog HDL coding of Urdhva Tiryakbhyam Sutra for 32x32 bits multiplication have been done and it is synthesized using XILINX ISE 14.1 and implemented on Spartan 6 FPGA board. The work has proved that area and delay of proposed Vedic multiplier are less than existing Vedic multipliers.

 References

1. Mahadevappa Mugalihal and Dr. TC Thanuja, ”Design and Implementation of a 32bitx32bit Vedic Multiplier using Kogge Stone Adder”, International Journal ofAdvanced Research In Computer Science and Software Engineering (ijarcsse), Volume 6, issue 6, June 2016.
2. Pankaj Prajapati, Nitish Raghuvanshi and Anurag Rishishwar, “Analysis Parameter of Area Efficient Vedic Multiplier using Barrel Shifter”, International Journal of Advanced Research In Computer Science and Software Engineering (ijarcsse), Volume 6, issue 2, Feb. 2016.
3. RAJARAPU KRISHNANJANEYULU and Y.KONDAIAH, “Area Efficient and High Speed Vedic Multiplier Using Different Compressors”, International Journal of Computer Engineering in Research Trends (ijcert), Volume 2, issue 10, Oct. 2015.
4. Nikita Jain, Jitendra Jain and Krishna Kant Nayak, “Area Efficient High Speed Vedic Multiplier using Common Boolean Logic”, International Journal of Computer Applications (ijca), Volume 132 - No.2, Dec. 2015.
5. Nidhi Pokhriyal and Neelam Rup Prakash, “Area Efficient Low Power Vedic Multiplier Design Using GDI Technique”, International Journal of Engineering Trends and Technology (IJETT) – Volume 15 Number 4 – Sep 2014.
6. Nidhi Pokhriyal, Harsimranjit Kaur and Neelam Rup Prakash, “Compressor Based Area-Efficient Low-Power 8x8 Vedic Multiplier”, Nidhi Pokhriyal et al Int. Journal of Engineering Research and Applications, Vol. 3, Issue 6, Nov-Dec 2013.

Keywords
Multipliers, Urdhva Tiryakbhyam, Brent Kung Adder (BKA), Ripple Carry Adder(RCA), Kogge Stone Adder, Verilog HDL.