Design of a Capacitor-less Low Dropout Voltage Regulator
 |
International Journal of Engineering Trends and Technology (IJETT) |  |
| © 2017 by IJETT Journal | ||
| Volume-45 Number-10 |
||
| Year of Publication : 2017 | ||
| Authors : Sheenam Ahmed, Isha Baokar, R Sakthivel |
||
| DOI : 10.14445/22315381/IJETT-V45P293 |
Citation
Sheenam Ahmed, Isha Baokar, R Sakthivel "Design of a Capacitor-less Low Dropout Voltage Regulator", International Journal of Engineering Trends and Technology (IJETT), V45(10),493-497 March 2017. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group
Abstract
With the growing need of battery powered mobile devices, power management has been of great concern in the electronics industry, an essential component being a low drop-out (LDO) voltage regulator. LDO voltage regulators improve battery`s power efficiency and life. The designed LDO voltage regulator is designed with self-compensated error amplifier, along with PMOS current sourcing for quick charging and discharging at the output node. It provides a stable regulated output voltage in the range of 40- 45mV with a dropout voltage of 200mV. Simulated results demonstrate that the proposed LDO voltage regulator has power consumption of 10.78uW thereby, reducing the power consumption by 30.18% which makes it more economic for power management architectures.
References
[1] G.A. Rincon-Mora, Analog IC Design with Low Dropout Regulator,2009.
[2] Anjali Nimkar, ShirishPattalwar, PreetiLawhale, “Design of a Programmable Low Drop-Out Regulator using CMOS Technology,” International Journal of Innovative Research in Computer and Communication Engineering, Vol.3, pp. 957- 963, Feb 2015.
[3] Chaitanya K. Chava and Jose Silva-Martínez, “A frequency compensation scheme for LDO voltage regulators”, IEEE Transactions on Circuits and Systems I-regular Papers - IEEE TRANS CIRCUIT SYST-I , Vol. 51, pp. 1041-1050, 2004.
[4] M. Day, “Understanding low drop out (LDO) regulators,”Texas Instrument, Dallas, 2002.
[5] A. P. Patel and G. A. Rincon-Mora, “High Power-Supply- Rejection (PSR) Current-Mode Low-Dropout (LDO) Regulator,” IEEE Trans. Circuits Syst. II
[6] S. K. Lau, P. K. T. Mok, and K. N. Leung: A low-dropout regulator for SoC with Qreduction. IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 658--664 (2007)
[7] P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, “Area-efficient linear regulator with ultra-fast load regulation,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 993–940, Apr. 2005.
[8] LvXiaopeng, BianQiang&YueSuge, An On-chip LDO Voltage Regulator with Improved Current Buffer Compensation, World Academy of Science, Engineering and Technology,6 (2012).
[9] Edward Ho & Philip Mok, A capacitor-less CMOS active feedback low drop-out regulator with slew- rate enhancement for portable on-chip application, IEEE Trans CAS II express briefs, 57 (2010) 80-84.
[10] RJ Milliken, J Silva- Martinez, & E Sanchez Sinencio, Full on chip CMOS low -dropout voltage regulator, IEEE Trans Circuits Syst I, 54(2007) 1879-1890.
[11] Madhukumar A S, M.Nagabhushan, Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology, International Journal of Engineering Trends and Technology (IJETT) – Volume 23 Number 8- May 2015
[12] Amit, Dr. Manoj Kumar, Design And Implementation Of Multiple Output Switch Mode Power Supply, International Journal of Engineering Trends and Technology (IJETT) – Volume 4 Issue 10-Oct 2013
Keywords
LDO;drop-out; PMOS current sourcing; Kickback effect.