Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm

Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm

  ijett-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2013 by IJETT Journal
Volume-4 Issue-10                      
Year of Publication : 2013
Authors : V S Lakshmi Priya , Duggirala Ramakrishna Rao

Citation 

V S Lakshmi Priya , Duggirala Ramakrishna Rao. "Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm". International Journal of Engineering Trends and Technology (IJETT). V4(10):4475-4483 Oct 2013. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group.

Abstract

Convolutional encoding with Viterbi decoding is a powerful method for error checking. It has been widely deployed in many wireless communication systems to improve the limited capacity of the communication channels. The Viterbi algorithm is the most extensively employed decoding algorithm for convolution codes. In this project, we present an implementation of Viterbi Decoder for code rate of ½ and for constraint length of 9 which is employed in present technologies. The Viterbi algorithm is commonly used in a wide range of communications and data storage applications. This paper discusses about architecture for a Viterbi Decoder using VLSI design techniques at circuit level. The Viterbi decoder comprises of BMU, PMU and a SMU. Communication within the decoder blocks is controlled by the Request-Acknowledge handshake pair which signals that data is ready for process. The design of various units of Viterbi Decoder is done by VERILOG HDL language. The simulation results show the decoder output of the encoded bits which are nothing but the bits which we are applied to convolutional encoder.

References

[1] R. A. Abdallah and N. R. Shanbhag, “Error-resilient low-power viterbi decoder architectures,” IEEE Trans. Signal Process., vol. 57, no. 12, pp. 4906–4917, Dec. 2009.
[2] J. B. Anderson and E. Offer, “Reduced-state sequence detection with convolutional codes,” IEEE Trans. Inf. Theory, vol. 40, no. 3, pp. 965–972, May 1994.
[3] C. F. Lin and J. B. Anderson, “decoding of channel convolutional codes,” presented at the Princeton Conf. Info. Sci. Syst., Princeton, NJ, Mar. 1986.
[4] S. J. Simmons, “Breadth-first trellis decoding with adaptive effort,”IEEE Trans. Commun., vol. 38, no. 1, pp. 3–12, Jan. 1990.
[5] F. Chan and D. Haccoun, “Adaptive viterbi decoding of convolutional codes over memoryless channels,” IEEE Trans. Commun., vol. 45, no. 11, pp. 1389–1400, Nov. 1997.
[6] “Bandwidth-efficient modulations,” Consultative Committee For Space Data System, Matera, Italy, CCSDS 401(3.3.6) Green Book, Issue 1, Apr. 2003.
[7] J. Jin and C.-Y. Tsui, “Low-power limited-search parallel state viterbi decoder implementation based on scarece state transition,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 11, pp. 1172–1176, Oct. 2007.
[8] F. Sun and T. Zhang, “Lowpower state-parallel relaxed adaptive viterbi decoder design and implementation,” in Proc. IEEE ISCAS,May 2006, pp. 4811–4814.

Keywords
Convolutional encoder, Viterbi decoder, Verilog HDL, Viterbi Algorithm.