

Comparison of Current Modes in CMOS Analog Multipliers

Hari Charan Tadimeti^{#1}, Balaji Kota^{#2}

^{#1} Final Year B.Tech, Department. of ECE, KL University,
Vaddeswaram, AP, India

^{#2} Associate Professor, Department. of ECE, KL University,
Vaddeswaram, AP, India

Abstract— A study and comparison between current mode CMOS analog multiplier, ± 1.5 V High frequency four quadrant current multiplier and ± 1.2 V High frequency four quadrant current multiplier has been carried out in this paper. Current multiplier has been simulated in SPICE with $0.35\mu\text{m}$ and $0.5\mu\text{m}$ technology. Simulation has been done with supply voltage of 3.3V, 1.5V and 1.2V respectively. The simulated results show that characteristic of multipliers are linear with $10\mu\text{A}$, $30\mu\text{A}$ and $20\mu\text{A}$ input range respectively and power dissipation of ± 1.2 V High frequency four quadrant current multiplier is less as compared to the other circuits in $0.35\mu\text{m}$ and $0.5\mu\text{m}$ technology. These circuits are widely used for analog signal processing application.

Index terms---CMOS analog multiplier, current mode in $0.35\mu\text{m}$ and $0.5\mu\text{m}$ technology

I. INTRODUCTION


Multiplication of two signals is one of the most important operations in analog signal processing. The multiplier is not only used as a computational building block but also as a programming element in system such as filters, mixers, synthesizers, converter and modulators in communication systems. These are also important for non-linear analog signal processing functions finding application in adaptive filtering, modulation, fuzzy integrated system, frequency translation, automatic gain controlling and neural network. Current multiplier can be designed either using transistor in linear region, in saturation region.

Main feature of standard CMOS fabrications are simplicity, low voltage operation, low power consumption and wide dynamic current range. In addition it is insensitive to temperature and process variation.


II. CIRCUIT DESCRIPTION

The principle of operation of the multiplier is based on the square-difference identity. There are three steps as shown in fig. 1. and described as below:

1. Sum and subtraction both inputs.
2. Take the square of terms of first step and divided it by a constant current i.e. $4I$.
3. Subtraction of second step with each other that output can be expressed as [4]



Current-mode squarer circuit based on the dual translinear loop. The circuit consists of two dual translinear loops. The first loop transistor M_{p1} to M_{p4} provides a $(X-Y)$ input function to the squarer circuit provides output $(X-Y)^2$. The second loop transistor M_{p6} to M_{p9} provides a $(X+Y)$ input function to the squarer circuit provides output $(X+Y)^2$.



. A ± 1.5 V High frequency current multiplier

Four quadrant CMOS current multiplier categorized into two groups: (1) Switched-capacitor approach

(2) Continuous time approach.


In continuous time approach transistor could be biased in weak or strong inversion region. Generally transistor operates in saturation region because the square-algebraic identity can be easily realized [3].

shows the four quadrant current multiplier. By using quadratic relation between the input and output currents.

Thus output current is multiplication of current I_x and I_y with multiplication gain factor determined by the transconductance parameter and the supply dependent

parameter

[4].



Four quadrant CMOS current multiplier categorized into two groups: (1) Switched-capacitor approach

(2) Continuous time approach.

In continuous time approach transistor could be biased in weak or strong inversion region. Generally transistor operates in saturation region because the square-algebraic identity can be easily realized. The current multiplier circuit is designed based on the basic cell shown in Fig.

4 (MP1, MN1 and MN3) where the relationship between the input current, I_{in} , and the output current, I_{out} , are quadratic [5]. The quadratic cell consists of MN1 and MP1 which both of them operate at triode region and MN3 which operate at saturation region. If MN1 and MP1 have the same transconductance i.e.

III. THE MULTIPLIER CIRCUIT

The goals of adopting differential balanced current

signals are:

x_{to} to increase the linearity through the cancellation of

the even order harmonics;

x_{to} to lower the interference and noise effects.

A generic differential current signal I is balanced if

it is possible to express it as the difference of two signal components I_+ and I_- :

$$I_{out} = I_+ - I_- = xIB$$

where

$$I_+ = \frac{1+x}{2} IB \quad \text{and} \quad I_- = \frac{1-x}{2} IB$$

IB is a bias term and x is the value of the variable to be coded.

We set IB (i.e. the bias current) at 250nA, the information carrying value x varies in the range $[-1,+1]$, I_- and I_+ vary in the range $[0 \text{ y } 250\text{nA}]$, I in the range $[-250\text{nA} \text{ y } 250\text{nA}]$.

The four quadrant synaptic multiplier multiplies the input x (x varies in the range $[-1 \text{ y } +1]$) times the weight value w (w varies in the range $[-1 \text{ y } +1]$) as follows:

$$I_{Syn} = x w IB$$

where I_{syn} is the output synaptic current. Both the input and the weight values are coded by differential and balanced current mode signals.

Following the translinear principle [4] and [5], the basic circuit schema of the four-quadrant translinear multiplier is shown in Figure 1. The two type-A Translinear Loops (TLs) are evidenced: TL1 is formed by M5, M6, M9 and M10, TL2 is formed by M6, M7, M8 and M9.




Figure 1: Basic circuit schema of the four-quadrant translinear multiplier.

The meaning of the circuit variables is the following:

x_{IG+} and IG_- are the positive and the negative input current

components;

x_{IW+} and IW_- are the positive and the negative weight current components;

$ISYN_+$ and $ISYN_-$ are the positive and the negative output current components.

If all the transistors work in weak inversion and saturation region, we can write: IB is a bias term and x is the value of the variable to be coded.

$$I_{M5} = I_{M6} = I_{M9} = I_{M10} \quad \text{from TL1}$$

$$I_{M6} = I_{M7} = I_{M8} = I_{M9} \quad \text{from TL2}$$

Moreover:

$$I_{G+} = I_{M5}, \quad I_{G-} = I_{M10}$$

$$I_{M6} = I_{M7} = I_{M8} = I_{M9} = I_{W+} = I_{W-}$$

Taking into account the coding of information (see above):

$$I_{G+} = (1+x) \frac{IB}{2}, \quad I_{G-} = (1-x) \frac{IB}{2}$$

$$I_{W+} = (1+w) \frac{IB}{2}, \quad I_{W-} = (1-w) \frac{IB}{2}$$

$$I_{M6} = I_{M7} = I_{M8} = I_{M9} = I_{W+} = I_{W-} = wIB$$

we can derive the expression of the currents flowing in the transistors of the two TLs:

$$I_{M6} = \frac{(xw - x - w - 1) IB}{4}$$

$$I_{M7} = \frac{(-xw - x - w - 1) IB}{4}$$

$$I_{M8} = \frac{I_{B4}}{4} (x_{w_x w_1})$$

$$I_{M9} = \frac{I_{B4}}{4} (x_{w_x w_1})$$

Since I_{Syn6} and I_{Syn7} are the positive and negative components of the four-quadrant translinear multiplier output current are:

$$I_{Syn8} = \frac{(1-x_w) I_B}{2} \text{ and } I_{Syn9} = \frac{(1+x_w) I_B}{2} \quad (1)$$

The output current is:

$$I_{Syn} = I_{Syn8} - I_{Syn9} = x_w I_B \quad (2)$$

RESULTS AND DESCRIPTION

The low voltage CMOS analog multiplier, A ± 1.5 V High frequency four quadrant current multiplier and A ± 1.2 V High frequency four quadrant current multiplier have been simulated in SPICE with $0.35\mu\text{m}$ and $0.5\mu\text{m}$ technology with supply voltage of 3.3V, 1.5V and 1.2V respectively. Table 1. shows the result of power dissipation, output current and current range of these multipliers. Table1. shows that power dissipation of ± 1.2 V High frequency four quadrant current multiplier is less in $0.35\mu\text{m}$ as well as in $0.5\mu\text{m}$ technology as compared to other circuit. Fig.5 and fig.6. shows that d.c. transfer characteristics of low voltage CMOS analog multiplier are linear with $10\mu\text{A}$ input range and input voltage is 3.3V in $0.5\mu\text{m}$ and $0.35\mu\text{m}$ technology respectively. Fig.7. and fig.8. shows that d.c. transfer characteristics of A ± 1.5 V High frequency four quadrant current multiplier also linear with $30\mu\text{A}$ input range and input voltage is 1.5V in $0.5\mu\text{m}$ and $0.35\mu\text{m}$ technology. Fig.9. and fig.10. shows that d.c. transfer characteristics of A ± 1.2 V High frequency four quadrant

current multiplier also linear with $20\mu\text{A}$ input range and input voltage is 1.2V in $0.5\mu\text{m}$ and $0.35\mu\text{m}$ technology

IV. CONCLUSION

The low voltage CMOS analog multiplier, A ± 1.5 V High frequency four quadrant current multiplier and A ± 1.2 V High frequency four quadrant current multiplier has been studied and simulated in SPICE with $0.35\mu\text{m}$ and $0.5\mu\text{m}$ technology with supply voltage 3.3V, 1.5V and 1.2V. The d.c. transfer characteristics of low voltage CMOS analog multiplier, A ± 1.5 V High frequency four quadrant current multiplier and A ± 1.2 V High frequency four quadrant current multiplier are linear with $10\mu\text{A}$, $30\mu\text{A}$ and $20\mu\text{A}$ input range respectively.

REFERENCES

- [1] [1] Teerawat Arthansiri, Varakorn Kasemsuwan and Hyung Keun Ahn "A ± 1.5 V High Frequency Four Quadrant Current Multiplier based on the Square-law Characteristic of MOS Transistor," IEEE circuits and systems , ISCAS 2005,International symposium, pp. 1016-1019, 2005.
- [2] [2] Boonchai Boonchu and Wanlop Surakamponor," CMOS Class-AB Voltage-Mode Multiplier"IEEE Proceedings of ISCIT, pp. 1489-1492, 2005.
- [3] [3] Teerawat Arthansiri, Varakorn Kasemsuwan and Hyung Keun Ahn "A ± 1.5 V High Frequency Four Quadrant Current Multiplier Based on the Square-law Characteristic of MOS Transistor" IEEE 2005.
- [4] [4] Pipat Prommee Montri Somdunyanok Montree Kumngern and Kobchai Dejhan "Single Low-Supply Current-mode CMOS Analog Multiplier Circuit" IEEE communication and information technology, iscit '06, international symposium, pp. 1101-1104, 2006.
- [5] [5] Behzad Ghanavati, Abdollah Khoei and Khayrollah Hadidi," ± 1.2 V High Frequency Four Quadrant Current Multiplier" IEEE, pp. 169-172, 2007.
- [6] [6] A.Naderi, H. Mojarrad, H. Ghasemzadeh, A. Khoei and Kh. Hadiddi "Four-Quadrant CMOS Analog Multiplier Based on New Current Squarer Circuit with High-Speed," IEEE EUROCON, pp.282-286, 2009.