

Sigma-Delta Modulator Design and Analysis for Audio Application

Jadhav Archana¹

Sujeet Mishra²

M.Tech Scholar, EC Dept. Sanghvi Institute of Management & Science Indore, India1
Asst.Professor, EC Dept. Sanghvi Institute of Management & Science Indore, India2

Abstract— A Sigma-delta modulator is designed in 180nm CMOS process for digital Audio applications. This design is simulated on S-Edit of Tanner EDA tool. In this design continuous time sigma-delta modulator is implemented to reduce the noise problem. This sigma-delta modulator also helps to reduce power consumption of circuit. In these design two stage op-amps is used to implement modulator. Also this design uses second order continuous time modulator for increasing SNR. Circuit design an 11bit low power sigma-delta modulator for digital audio application is given, using a single bit quantizer. The power supply for this circuit is only 1.8v; the modulator achieves 72dB SNR in a 20 KHz BW, while consuming 1mW.

Key Words—Analog-to-digital converter (ADC), continuous time, data converter, over sampling, sigma-delta modulation.

I. Introduction:

There is huge demand in the wired ,wireless communication market for high performance .Analog to Digital Converters (ADC) is the applications for low power dissipation, low noise, high speed, less Offset voltage are requirements for mobile and portable devices. ADC (Analog to Digital Converter) is the bridge linking the analog world and the digital world. It converts the analog signal to the digital signal, and facilitates for the storage, processing and transmission of the data [1]. The ADCs are generally classified as Nyquist rate ADCs and Oversampling ADCs. These are classified based on the rate at which the signal is sampled relative to the signal bandwidth. Digital signal processing technique replaces complex and precise analog components in oversampling converters. This gives a scope to achieve much higher resolution than the Nyquist rate converters. Sigma Delta ADC, a type of oversampling ADC is highly tolerant to analog circuit imperfections, thus making it a good choice to realize embedded ADC interfaces in modern systems-on-chip (SoCs) [2] [4]. It has been accepted as choice for modern voice band, audio and high resolution industrial

measurement application. The Sigma Delta ($\Sigma\Delta$) ADC is now used for much low cost, low power, high resolution applications. The method in which high-resolution signals are encoded into lower resolution signals using pulse-density modulation is called as Sigma-Delta modulation. Using DT (Discrete-Time) and CT (Continuous-Time) techniques Delta-Sigma modulator can be implemented which is one of the key building blocks. Compared to their DT counterparts, more attention have been attracted by CT Delta-Sigma modulators due to their advantages in terms of reduces the power consumption ,high speed ,low noise, high resolution and intrinsic anti-aliasing capability [3].

Sigma-delta Modulators can be categorized as:

1. Single-Loop versus Cascade Sigma-delta Modulators (attending to the number of quantizers employed). Sigma-delta Modulators employing only one quantizer are called single-loop topologies, whereas those employing several quantizer are often named cascade or MASH Sigma-delta Modulators.
2. Single-Bit versus Multibit Sigma-delta Modulators (attending to the number of bits in the embedded quantizer).
3. Low-Pass versus Band-Pass Sigma-delta Modulators (attending to the nature of the signals being converted).
4. Discrete-Time versus Continuous-Time Sigma-delta Modulators (attending to the nature of loop filter dynamics). The DT loop filter used in the Sigma-delta Modulators. However, CT Sigma-delta Modulators can be also implemented in practice. According to this classification criteria, hybrid CT/DT Sigma-delta Modulators take advantage of the benefits of both DT and CT implementations.

II. Background:

Depending upon the sampling rate Analog-to-Digital

Converter (ADC) can be divided in to two parts. One which samples the signal at Nyquist rate that is $f_N=2F$, Where f_N is the sampling rate and F is the bandwidth of the input signal, while the other samples the signal at a much higher sampling rate then the signal band width this type of sampling is called oversampling and the converters are called oversampling converters. These converters have an ability to achieve high resolution, high reliability, and performance $\Sigma\Delta$ ADC comes under the category of oversampling ADC [5]. Then Nyquist rate converters, some of the Nyquist rate converters are following.

- Flash ADC
- Ramp ADC
- Successive Approximation ADC
- Pipeline ADC

The architectural and circuit details of the modulator from the subject of the remainder of this paper, which is organized as follows. In III Section discusses the architecture of sigma-delta modulator and section IV presents design of various sub-blocks of the modulator. In section V explained experiment result and in section VI concludes the paper.

III. Architecture for modulator:

Sigma-delta ADC has two main parts one is analog modulator another is digital filter, the performance of the $\Sigma\Delta$ ADC is dependent on the performance of modulator, so design of modulator is very important. $\Sigma\Delta$ modulator has proven that they work at low frequency, high performance application. $\Sigma\Delta$ modulators are also known as noise shaping modulators because of their quantization noise association with various functions that shapes the noise frequency spectrum. The differential function decides (determines) the order of modulator. A higher order modulator has a higher differential function order, which further suppresses the in-band quantization noise. Differential function is the factor which makes $\Sigma\Delta$ modulators ADC to achieve high resolution than conventional ADCs when sampling rates are increased.

IV. Design of sub-block :

Op-amp:-

The operational amplifier (Op-amp) is the critical block of $\Sigma\Delta$ modulators which determine the performance of the ADC. In the electronics circuit the op-amp is most common building block. The op-

amp is designed as a two-stage op-amp, with first stage using a NMOS input pair reduce power dissipation. The op-amp is miller compensated using capacitor C_c . As shown in the fig:1. The value of C_c is 1.5 pf and tail current is 20 μ A. The two stage op-amp ignores the buffer stage. The differential amplifier is the first stage and most dominant pole of the system is present in this stage. The differential amplifier has ability to convert differential input in to single ended output with high gain.

The second stage contributes inferred noise due to large gain of the first stage miller compensation used to facilitate pole splitting in order.

A two stage design is more effective in reducing the in-band noise arising from op-amp non linearity when compared with a single stage op-amp.




Fig.1: Schematic diagram of Op-amp

Integrator:-

Continuous time integrator have their advantage the amplifier setting requirement are generally more relaxed than in switched-capacitor circuits, a very high oversampling ratio is available .The oversampling ratio in SC integrator is limited by the achievable BW of the op-amp .This makes CT $\Sigma\Delta$ modulators very appealing for high speed application. The integrator is a circuit using op-amp that performs the mathematical operation of integration .The integrator acts like a storage element that “produces a voltage output which is proportional to the integral of its input voltage with respect to time”. In other words the magnitude of the output signal is determined by the length of time a voltage is present at its input as the current through the

feedback loop charges or discharges the capacitor as the required negative feedback occurs through the capacitor.




Fig.2: Schematic diagram of Integrator

Adder:-

The Summing Amplifiers a very flexible circuit based upon the standard Inverting Operational Amplifier configuration. In the Inverting Amplifier if we add another input resistor equal in value to the original input resistor, R in we end up with another operational amplifier circuit called a Summing Amplifier, "Summing Inverter" or even a "Voltage Adder" circuit as shown below.

The output voltage, (Vout) becomes proportional to the sum of the input voltages, P1, P2, etc. So, the original equation for the non-inverting amplifier can be modified to take account of these.




Fig.3: Schematic diagram of Adder

One bit DAC and Comparator:-

Comparator or quantizer is one of the core components of any analog-to-digital converter (ADC). Inverter is used as 1 bit comparator. If we increase size of inverter it acts like a comparator. Here we use logic chain due to which work fast as compared to other and also gain is multiplied. A 1 bit DAC convertor converts the 1 bit digital output of positive comparator to the analog signal. Since, it is only 1bit the corresponding analog output will also have two levels and is almost similar to the digital input. The DAC has two reference levels +Vref and -Vref. If the digital input is "1" then the DAC output will be -Vref. A 1 bit DAC can be designed using a simple multiplexer circuit, which selects between the +Vref and -Vref signals depending on the "1" bit digital input signal. Fig.4: shows the circuit diagram of a "1" bit comparator.




Fig.4: Schematic diagram of Comparator

V. Result:-

The second order continuous-time sigma-delta modulator was implemented using Tanner. Fig.5.shows the output waveform of modulator frequency Vs voltage in which SNR are calculated 72dB with a1.8v supply voltage. Also Table .1. shows the Measurement Results of Sigma-Delta Modulator. The SNR in the table is defined as

$$SNR=10\log_{10}(\text{Power signal/Power noise})$$

$$SNR=10\log_{10}(S/N)$$

Where the proposed modulator achieves the highest SNR while maintaining good FoM.




Fig.5: Simulation result of second order $\Sigma\Delta$ Modulator

Table.1.Measurement Results of Sigma-Delta Modulator

parameter	Value
Technology	180nm
Power Supply	1.8v
Signal Bandwidth	20KHz
Power Consumption	1mW
SNR	72.39
ENoB	11

VI. Conclusion:-

We present the design an 11 bit low power continuous time sigma-delta modulator for digital audio application, using a single bit quantizer. The proposed continuous time second order sigma-delta modulator circuit was simulated by T-spice. The power supply for this circuit is only 1.8v was chosen, the modulator achieves 72dB SNR in a20KHz BW, while consuming 1mW power.

VII. References:

[1] Tong Ziquan, Yang Shaojun “The Design of a Multi-bit Quantization Sigma-delta Modulator” International Journal of Signal Processing, Image Processing and Pattern Recognition Vol.6, No.5 (2013)

[2] K. Chenna Kesava Reddy, “Design of Low Power Sigma Delta ADC ” International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.4, August 2012

[3] Soumya Shatakshi Panda “A 15 bit third order Power optimized Continuous time Sigma Delta modulator for audio application” Volume: 03 Special Issue: 15 | Dec-2014 | IWCP-2014, Available @ <http://www.ijret.org>

[4] S. Pavan, N. Krishnapura, R. Pandarinathan, P. Sankar, “A Power Optimized Continuous-Time $\Delta\Sigma$ ADC for Audio Applications”, IEEE Journal of Solid-State Circuits, vol. 43, no. 2, pp. 35–360, 2008.

[5]Keith A.O’Donoghue “A Digitally Corrected 5-mW 2-MS/SC $\Delta\Sigma$ ADC in 0.25 μ m CMOS With 94dB SFDR”, IEEE Journal of Solid-State Circuits, vol. 46, no. 11, Nov 2011.

[6] Liyuan Lie “A 1-V 15 bit Audio $\Delta\Sigma$ ADC in 0.18 μ m CMOS ”,IEEE Transaction on circuits andsystems-1:Regular papers,Vol.5 ,no.5 ,May2012

[7] Alireza Nilchi “A Low-Power Delta-Sigma Modulator Using a Charge-Pump Integrator” IEEE Transaction on circuits andsystems-1:Regular papers,Vol.60 ,no.5 ,May2013

[8] Vineeta Upadhyay and Aditi Patwa “Design of First order and Second Order Sigma Delta Analog To Digital Converter” ©IJAET ISSN: 2231-1963, July 2012

[9] Min Gyu Kim “A 0.9 V 92 dB Double-Sampled Switched-RC Delta-Sigma Audio ADC” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, May2008

[10] Kyehyung Lee “An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and 98 dB THD” IEEE Journal of Solid-State Circuits, vol. 44, no. 8, August2009

[11] Gerry Taylor “A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC” IEEE Journal of Solid-State Circuits, vol. 45, no. 12, December 2010

[12] Dragos Ducu “ A 14 bit and 70dB Dynamic range ,continuous time ,sigma delta modulator” ©2013 IEEE

[13] K.lokesh Krishana “Design and implementation of a Low power second order sigma delta ADC” ijcsit ,vol.5(5),2014

[14] Brian P.Brandt “Second order sigma delta modulation for digital audio signal acquisition” IEEE Journal of Solid-State Circuits, vol. 26, no. 4, April1991

[15] Jose M. de la Rosa “Sigma delta modulators: Tutorial overview, design guide, and state of the art survey” IEEE Transaction on circuits and systems-1:Regular papers,Vol.58 ,no.1 ,Jan2011.

[16] Scott D. Kulchycski, “Continuous time sigma delta ADCs” Texas instruments

[17]Ali Tangel “ The cmos inverter” as a comparator in ADC designs

[18] Amana Yadav “Design of two-stage cmos op-amp and analyze the effect of scaling”IJERA ISSN:2248-9622 vol2. Issue 5

[19] Eric Fogleman “An Audio ADC Delta–Sigma Modulator with 100-dB Peak SINAD and 102-dB DR Using a Second-Order Mismatch-Shaping DAC” IEEE Journal of Solid-State Circuits, vol. 36, no. 3, March2001

[20] Matthew R. Miller “A Multibit Sigma–Delta ADC for Multimode Receivers” IEEE Journal of Solid-State Circuits, vol. 38, no. 3, March 2003