

Original Article

Design and Implementation of Digital Low Pass FIR and IIR Filters Using VHDL for ECG Denoising

Manoj Kumar

Department of ECE, NIT Manipur, Manipur, India.

Corresponding Author : manojara400@gmail.com

Received: 05 September 2023

Revised: 11 December 2023

Accepted: 16 December 2023

Published: 07 January 2024

Abstract - ECG (electrocardiogram) signals are affected by different noise sources, such as Baseline Wander, EMG interference, and power line noise. These noise sources affect the reliability of diagnoses in the medical field. Digital filters can be used to remove these noises. In this paper, digital low pass FIR (Finite Impulse Response) and IIR (Infinite Impulse Response) filters are designed using VHDL to reduce high frequency and power line noises from ECG signals. Xilinx ISE Vivado 2015.2 tool is used to design and implement various FIR and IIR filters for ECG denoising. FIR filter of order first, third, tenth, and IIR filter of order first, second, third, fourth, and tenth are selected for ECG denoising. In this research, 16-bit Carry Increment Adder (CIA) based on Ripple Carry Adder (RCA) is proposed for building adder circuits and an 8X8 Vedic multiplier circuit is used for building multiplier circuits in FIR filters for improving area, speed, and power consumption. Synthesis results are used for evaluating the performance of FIR and IIR filters for ECG denoising. MATLABR2023a tool is used for displaying ECG signal waveforms and for calculating filter coefficients.

Keywords - FIR, IIR, VHDL, CIA, Vedic, ECG.

1. Introduction

The QRS segment of the ECG signal gets distorted due to high-frequency muscular contraction noise and power line interference [1]. Most abnormality information related to the heart is occupied in the QRS segment. Frequency range of 0.5Hz to 100 Hz contains important information in the ECG signal [2]. Filtering of the ECG signal is required for correct diagnosis. As digital filters are more accurate and precise compared to analogue filters, they are widely used to remove noise from ECG signals. FIR and IIR are important digital filters. In this paper, low-pass window-based FIR and Butterworth-based IIR filters of various orders are designed and implemented for noise removal from the ECG signal, and their performance is compared in terms of area, speed, and power results. In the last fifteen years, many researchers have been working on ECG denoising by using digital filters. Kaustubh Gaikwad and Mahesh Chavan [3] have used the IIR digital Butterworth filter to remove noise from the ECG signal. In this research, an IIR filter of order 2 is designed using a Matlab tool and implemented in a Xilinx system generator. A well-designed filter shows good filtering response and provides better performance in terms of area, speed, and power. Authors in paper [4] have designed Butterworth, Notch, and Chebyshev type II IIR filters for removing power line interference from the ECG signal. In this work, the original ECG signal is taken from the MIT-BIH database, and 50 Hz power line interference is added to the original ECG signal to generate a noisy ECG signal.

The Matlab tool is used to analyse the time and frequency domain properties of noisy and filtered ECG signals. This research proved that the Notch IIR filter performed better than other IIR filters for removing power line interference from the ECG signal. Ms. Chhavi Saxena et al. [5] have used FIR and IIR digital filters to remove high- and low-frequency noise from the ECG signal. This research shows that the FIR filter gives more accurate results compared with the IIR filter. In the paper [6], the authors have done an analysis of different types of FIR and IIR filters by using coefficients of various transform methods. In this research, the original ECG signal is mixed with AWGN noise, and then various transform methods are applied to the noisy ECG signal. After this, coefficients of various transforms FIR and IIR filters of different orders are applied to do filtering and the performance of filters is compared based on time consumption and order of the filter. V. Vittal Reddy et.al [7] have implemented window techniques based on minimum order FIR and IIR filters to match fixed specifications for ECG signal. In this work, FIR and IIR filters used different sampling frequencies for doing comparison for processing ECG signals. Jayashree S et.al [8] have used an 8-Tap FIR filter using peer reversible logic gates for ECG denoising. In this work, low power consumption for the proposed 8-Tap FIR filter is achieved by using Vedic multiplier and carry adder architectures. Speed is improved by using reversible logic gates in FIR filter architectures.



FIR filter is designed using Matlab software and implemented in FPGA (Field Programmable Gate Array) by using Verilog HDL language. Implemented FIR filter performed better with existing architectures in terms of Mean Square Error and Signal to Noise Ratio. M. Sumalatha et al. [9] proposed a vedic design - Carry Lookahead Adder FIR filter architecture for ECG denoising. Here, by using Matlab software, the ECG signal is read from the arrhythmia database, and then White Gaussian Noise is added to this ECG signal. Then, this noisy signal is converted to a binary text file for doing filtering. Verilog HDL language is used to read the text file and do filtering, and the filtered output is written in a text file. K. Sravan Kumar et al. [10] have implemented FIR and IIR filters of different methods to remove noise from ECG signals. FIR filter of orders 56, 300, 450, and 600 and for IIR filter of orders 1, 2, and 3 are taken to perform the experiments. Here, experimentally, it was found that the FIR filter of order 56 based on the Kaiser Window method performs better than other filters.

Manoj et al. [11] have used Matlab software to implement FIR and IIR filters of different window techniques to remove baseline noise from ECG signals. In this work, a wavelet transform is applied to a filtered signal to refine the signal. For performance analysis, power spectral density and average power are compared for filters of different window techniques. Navdeep Prashar et al. [12] studied different existing techniques to develop biomedical systems. Also, the authors in this work have implemented different low-pass IIR filters to remove Electromyography noise from the ECG input signal. Signal-to-noise ratio and power spectral density are considered for performance comparison among different low-pass IIR filters for noise removal from the ECG signal.

V. Supraja et al. [13] have used Wavelet transforms, Fuzzy logic, FIR filtering, and empirical mode decomposition to denoise ECG signals that are corrupted by various noise sources. Saumendra Behera et al. [14] have implemented a fixed window technique method for filtering ECG. The signal-to-noise ratio, mean square error, and PRD are used to evaluate the performance of different filters. Ngoc-Thang Bui and Gyung-su Byun [15] have used an IIR and symmetric FIR filter to compare the properties of the ECG signal at different sampling frequencies. MIT/BIH database was used to conduct the experiment. Kavita Baghel and Brijendra Mishra [16] combined the FIR and IIR filters to remove random noise from the nosy signal. They used Matlab software for simulation. Gandham Sreedevi and Bhuma Anuradha [17] have implemented FIR and IIR filters for removing baseline noise from the ECG signal. They have also done a performance comparison among filters for proper understanding and display of the ECG signal. A. I. Al-Shueli [18] used FIR and IIR filters to remove high- and low-frequency noise from the ECG signal. From the experimental results, this author found that the FIR filter performs better than the IIR filter. Mahesh S. Chavan et al. [19] have used an equivalent FIR notch filter to remove power line interference from the ECG signal. MA Mneimneh et al. [20] have used an adaptive Kalman Filter to remove Baseline Wandering interference from the ECG signal. To conduct the experiment, the authors used the PTB Diagnostic ECG database. In this research, sample ECG inputs are taken in text format from the www.fpga4student.com website, and modified FIR filters of various orders and IIR filters of different orders are implemented by using the Xilinx Vivado 2015.2 tool for reducing high-frequency and power line noises from the ECG signal.




Fig. 1 FIR filter 1st order filter coefficients calculation by using Matlab FDA tool




Fig. 4 IIR filter 1st order filter coefficients calculation by using Matlab FDA tool




Fig. 5 IIR filter 2nd order filter coefficients calculation by using Matlab FDA tool




Fig. 6 IIR filter 3rd order filter coefficients calculation by using Matlab FDA tool




Fig. 7 IIR filter 4th order filter coefficients calculation by using Matlab FDA tool




Fig. 8 IIR filter 10th order filter coefficients calculation by using Matlab FDA tool

Figure 1, Figure 2, and Figure 3 represent the FIR filter design window of the Matlab FDA tool for calculating filter coefficients for orders 1st, 3rd, and 10th. Figure 4, Figure 5, Figure 6, Figure 7, and Figure 8 represent the IIR filter design window of the Matlab FDA tool for calculating filter coefficients for order orders 1st, 2nd, 3rd, 4th, and 10th. Figure 9 represents the proposed 16-Bit Carry Increment circuit (CIA) diagram for improving the performance of the FIR filter. This circuit contains two 8-bit Ripple Carry Adder(RCA) for doing addition here, C_{int} (input carry) is always zero for both RCAs and output carry for the first RCA adder is fed to the input of the first half adder circuit.

In this circuit, the incremental circuit contains 8 Half adders(HA) and one OR gate. $S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7, S_8, S_9, S_{10}, S_{11}, S_{12}, S_{13}, S_{14}, S_{15}$ represents final sum signals and C_{out} represents final output carry signal for the purposed 16-Bit CIA adder. Figure 10, Figure 11 and Figure 12 represent the circuit diagram for the FIR filter of order 1st,3rd and 10th order respectively. An 8x8 Vedic multiplier [24] is used to improve the performance of the FIR filter. Figure 13, Figure 14, Figure 15, Figure 16 and Figure 17 represent circuit diagrams for the IIR filter of order 1st, 2nd,3rd, 4th and 10th order, respectively.Calculated FIR and IIR filter coefficients are converted into Signed Integer coefficients to make the multiplication process simpler. Then, these filter coefficients are converted into Hexadecimal format and stored in a constant array for filtering operation.

In the FIR filter circuit diagram, $x(n)$ represents an 8-bit input signal, $y(n)$ represents a 16-bit output signal, DFF represents D Flip-Flop, and b_i represents filter coefficients. Similarly, in the IIR filter circuit diagram, $x(n)$ represents an 8-bit input signal, $y(n)$ represents a 16-bit output signal, DFF represents D Flip-Flop and b_i, a_i represents filter coefficients.

In IIR filter circuit diagrams, b_i coefficients are multiplied with output signal $y(n)$ to generate 24 bits of data. These 24 bits of data are truncated into 16 bits in addition to generating the final output signal $y(n)$.




Fig. 9 Proposed 16-bit carry increment adder circuit diagram




Fig. 10 FIR filter circuit diagram for 1st order




Fig. 11 FIR filter circuit diagram for 3rd order




Fig. 12 FIR filter circuit diagram for 10th order




Fig. 13 IIR filter circuit diagram for 1st order




Fig. 14 IIR filter circuit diagram for 2nd order




Fig. 15 IIR filter circuit diagram for 3rd order




Fig. 16 IIR filter circuit diagram for 4th order




Fig. 17 IIR filter circuit diagram for 10th order




Fig. 21 Filtered ECG(in graph format) output for 3rd order FIR filter




Fig. 24 Filtered ECG(in graph format) output for 2nd order IIR filter




Fig. 22 Filtered ECG(in graph format) output for 10th order FIR filter




Fig. 25 Filtered ECG(in graph format) output for 3rd order IIR filter




Fig. 23 Filtered ECG(in graph format) output for 1st order IIR filter




Fig. 26 Filtered ECG(in graph format) output for 4th order IIR filter




Fig. 27 Filtered ECG(in graph format) output for 10th order IIR filter




Fig. 28 Simulation waveform for ECG denoising by using 1st order FIR filter




Fig. 29 Simulation waveform for ECG denoising by using 3rd order FIR filter




Fig. 30 Simulation waveform for ECG denoising by using 10th order FIR filter




Fig. 31 Simulation waveform for ECG denoising by using 1st order IIR filter




Fig. 32 Simulation waveform for ECG denoising by using 2nd order IIR filter




Fig. 33 Simulation waveform for ECG denoising by using 3rd order IIR filter




Fig. 34 Simulation waveform for ECG denoising by using 4th order IIR filter




Fig. 35 Simulation waveform for ECG denoising by using 10th order IIR filter

Table 1. Synthesis results for the implemented FIR filters in Artix7 Basys3 FPGA

Implemented FIR Filter (in this work)	Area (LUT)	Delay (ns)	Power Consumption (Watt)
1 st order FIR Filter	68	13.622	14.863
3 rd order FIR Filter	44	13.622	15.436
10 th order FIR Filter	322	25.427	20.704
1 st order FIR Filter based on CIA adder and 8X8 vedic multiplier	68	16.155	14.863
3 rd order FIR Filter based on CIA adder and 8X8 vedic multiplier	69	14.496	12.939
10 th order FIR Filter based on CIA adder and 8X8 vedic multiplier	32	5.396	6.618

Table 2. Synthesis results for the implemented IIR filters in Artix7 Basys3 FPGA

Implemented IIR Filter (in this work)	Area (LUT)	Delay (ns)	Power Consumption (Watt)
1 st order IIR Filter	10	10.346	10.298
2 nd order IIR Filter	44	12.508	9.27
3 rd order IIR Filter	149	14.421	16.152
4 th order IIR Filter	159	15.844	13.471
10 th order IIR Filter	272	17.394	19.136

Table 3. Synthesis results comparison among FIR filters in terms of area and speed

Implemented FIR Filter	Area(LUT)	Delay(ns)
1 st order FIR Filter	68	13.622
3 rd order FIR Filter	44	13.622
10 th order FIR Filter	322	25.427
1 st order FIR Filter based on CIA adder and 8X8 vedic multiplier	68	16.155
3 rd order FIR Filter based on CIA adder and 8X8 vedic multiplier	69	14.496
10 th order FIR Filter based on CIA adder and 8X8 vedic multiplier	32	5.396
Paper[18]	1214	
Paper[25] 8 –Tap LC-CSLA-FIR	184	8.66
Paper[26]	5766	
Paper[27] 182 order FIR Filter	774	
Paper[28] 2-Tap FIR Filter (Virtex-4 (XC4VFX12))		22.924
Paper[28] 2-Tap FIR Filter (Virtex-5 (XC5VLX110T))		16.841
Paper[28] 3-Tap FIR Filter (Virtex-4 (XC4VFX12))		24.648
Paper[28] 3-Tap FIR Filter (XC5VLX110T)		18.696
Paper[29] (SPARTAN 3E FPGA)		15.458

Table 4. Synthesis results are compared among IIR filters in terms of area

Implemented IIR Filter	Area(LUT)
1 st order IIR Filter	10
2 nd order IIR Filter	44
3 rd order IIR Filter	149
4 th order IIR Filter	159
10 th order IIR Filter	272
Paper[18]	420
Paper[3] IIR filter of order 2	72
Paper[21] IIR filter of order 14	4832
Paper[1] IIR filter of order 4	967

Table 1 represents synthesis results for the implemented FIR filter of order 1st, 3rd and 10th in Artix7 Basys3 FPGA. From this table, it is clear that the 10th order FIR Filter based on CIA adder and 8X8 vedic multiplier performs better than other FIR filters. Table 2 represents synthesis results for the implemented IIR filters of order 1st, 2nd, 3rd, 4th and 10th in Artix7 Basys3 FPGA. Table 3 represents the comparison of the synthesis results among various FIR filters in terms of area and speed. From this table, it is clear that the 10th order FIR Filter based on CIA adder and 8X8 vedic multiplier performs better than other implemented FIR filters. Table 4 represents the synthesis results in comparison among IIR filters in terms of area. From this table, it is clear that the proposed IIR filter consumes less area than existing IIR filters. This study shows that if the order of FIR increases, better-filtered ECG signals are obtained. Also, if the order of IIR filters increases, ECG signals won't be filtered correctly.

4. Conclusion

In this research, FIR and IIR filters of various orders are designed and implemented. To improve the FIR filter performance, a 16-bit carry increment adder and 8X8 vedic multiplier are used for the addition and multiplication process. Input noisy ECG signals and filtered ECG signals are stored in text format. Matlab tool is used for finding the filter coefficients and plotting noisy and filtered ECG signals. All simulation waveforms for the implemented FIR and IIR filters are shown. The 10th order FIR Filter, which is based on CIA adder and 8X8 Vedic multiplier, consumes 32 LUTs, has a data path delay of 5.396, and consumes a total on-chip power consumption of 6.618 watts. Among implemented IIR filters, 2nd order IIR filter consumes the lowest power. When the order of filters is increased, FIR filters have a better filtering operation than IIR filters.

References

- [1] Güner Tatar, İhsan Çiçek, and Salih Bayar, "FPGA Design of a Fourth Order Elliptic IIR Band-Pass Filter Using LabVIEW," *European Journal of Science and Technology*, no. 26, pp. 122-127, 2021. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [2] C. Saritha, V. Sukanya, and Y. Narasimha Murthy, "ECG Signal Analysis Using Wavelet Transforms," *Bulgarian Journal of Physics*, vol. 35, pp. 68-77, 2008. [[Google Scholar](#)] [[Publisher Link](#)]
- [3] Kaustubh Gaikwad, and Mahesh Chavan, "Design and Implementation of Digital Butterworth IIR Filter Using Xilinx System Generator for Noise Reduction in ECG Signal," *WSEAS Transactions on Electronics*, vol. 8, pp. 8-12, 2017. [[Google Scholar](#)] [[Publisher Link](#)]
- [4] Rayhan Habib Jibon, Etu Podder, and Abdullah Al-Mamun Bulbul, "Power Line Interference Removal from ECG Signal Using Different IIR Filters," *International Journal of Electrical Engineering and Applied Sciences*, vol. 2, no. 2, 2019. [[Google Scholar](#)] [[Publisher Link](#)]
- [5] Chhavi Saxena et al., "Denosing of ECG Signals Using FIR & IIR Filter: A Performance Analysis," *Kalpa Publications in Engineering*, vol. 2, pp. 51-58, 2018. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [6] R. Merit Sharon, and P. Kannan, "Analysis of Different Types of IIR and FIR Filters in ECG Signal Using Various Transforms for Different Orders and Time Consumption," *International Research Journal of Engineering and Technology*, vol. 4, no. 4, pp. 1643-1659, 2017. [[Google Scholar](#)] [[Publisher Link](#)]
- [7] V. Vittal Reddy et al., "Comparison of FIR and IIR Filters using ECG Signal with Different Sampling Frequencies," *International Research Journal of Modernization in Engineering Technology and Science*, vol. 5, no. 4, pp. 2576-2581, 2023. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [8] S. Jayashree et al., "FPGA Implementation of Optimized FIR Filter for ECG Denosing Using Peres Reversible Logic Gate," *Journal of Theoretical and Applied Information Technology*, vol. 100, no. 15, pp. 4582-4594, 2022. [[Publisher Link](#)]
- [9] M. Sumalatha, P.V. Naganjaneyulu, and K. Satya Prasad, "Low Power and Low Area VLSI Implementation of Vedic Design FIR Filter for ECG Signal De-Noising," *Microprocessors and Microsystems*, vol. 71, 2019. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [10] K. Sravan Kumar, Babak Yazdanpanah, and P. Rajesh Kumar, "Removal of Noise from Electrocardiogram Using Digital FIR and IIR Filters with Various Methods," *International Conference on Communications and Signal Processing*, Melmaruvathur, India, pp. 157-162, 2015. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [11] Manoj, Vinod Kumar, and Sanjeev Kumar Dhull, "Comparative Study of Different Filters with Several Window Techniques Using Wavelet for Removing Noise from ECG Signal," *International Journal of Research in Advent Technology*, vol. 2, no. 5, pp. 283-289, 2014. [[Google Scholar](#)] [[Publisher Link](#)]
- [12] Navdeep Prashar et al., "Removal Electromyography Noise from ECG for High Performance Biomedical Systems," *Network Biology*, vol. 8, no. 1, pp. 12-24, 2018. [[Google Scholar](#)] [[Publisher Link](#)]
- [13] V. Supraja, P. Nageswara Rao, and M.N. Giriprasad, "An Article on ECG Signal Denosing Techniques," *International Journal of Engineering Research in Electronics and Communication Engineering*, vol. 4, no. 3, pp. 227-231, 2017. [[Publisher Link](#)]
- [14] Saumendra Behera, Monalisa Samal, and Rupali Layak, "The Use of FIR Filter for Filtering of ECG Signal and Comparison of Some Parameters," *International Journal of Engineering Science Invention*, vol. 6, no. 4, pp. 71-79, 2017. [[Google Scholar](#)] [[Publisher Link](#)]
- [15] Ngoc-Thang Bui, and Gyung-su Byun, "The Comparison Features of ECG Signal with Different Sampling Frequencies and Filter Methods for Real-Time Measurement," *Symmetry*, vol. 13, no. 1461, pp. 1-16, 2021. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [16] Kavita Baghel, and Brijendra Mishra, "Remove Noise from Input Signal by Using IIR and FIR Filter Combined Circuit," *International Journal of Advanced Research in Science, Communication and Technology*, vol. 3, no. 1, pp. 199-203, 2023. [[CrossRef](#)] [[Publisher Link](#)]
- [17] Gandham Sreedevi, and Bhuma Anuradha, "Using of FIR and IIR Filters for Noise Removal from ECG Signal: A Performance Analysis," *International Journal of Electronics and Communication Engineering and Technology*, vol. 7, no. 4, pp. 91-99, 2016. [[Google Scholar](#)] [[Publisher Link](#)]
- [18] A.I. Al-Shueli, "Optimized Implementation of ECG Signal Noise Cancellation using FIR and IIR Filter Techniques Based on FPGA," *Eurasian Journal of Engineering and Technology*, vol. 9, pp. 43-54, 2022. [[Google Scholar](#)] [[Publisher Link](#)]
- [19] Mahesh S. Chavan, R.A. Agarwala, and M.D. Uplane, "Design and Implementation of Digital FIR Equiripple Notch Filter on ECG Signal for Removal of Power Line Interference," *WSEAS Transactions on Signal Processing*, vol. 4, no. 4, pp. 221-230, 2008. [[Google Scholar](#)] [[Publisher Link](#)]
- [20] M.A. Mneimneh et al., "An Adaptive Kalman Filter for Removing Baseline Wandering in ECG Signals," *Computers in Cardiology*, vol. 33, pp. 253-256, 2006. [[Google Scholar](#)] [[Publisher Link](#)]
- [21] B. Satyasai, and P. Ravikumar, "Implementation of Digital IIR Filter Using VHDL on VIRTEX-6 (XC6VXSX475T) FPGA", *International Conference on Recent Advances in Communication, VLSI & Embedded Systems*, pp. 108-112, 2014. [[Google Scholar](#)] [[Publisher Link](#)]
- [22] Jaya Bar, and Madhumita Mukherjee, "A Comparative Study on Direct form -1, Broadcast and Fine Grain Structure of FIR Digital Filter," *International Journal of Electronics, Communication and Soft Computing Science and Engineering*, vol. 2, no. 5, pp. 14-20, 2013. [[Google Scholar](#)] [[Publisher Link](#)]
- [23] N.T. Gadawe et al., "Synthesis and Implementation of IIR Filter Using VHDL Language," *IOP Conference Series: Materials Science and Engineering*, vol. 1152, pp. 1-8, 2021. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [24] Amrita Nanda, and Shreetam Behera, "Design and Implementation of Urdhva-Tiryakbhyam Based Fast 8x8 Vedic Binary Multiplier," *International Journal of Engineering Research & Technology*, vol. 3, no. 3, pp. 1856-1859, 2014. [[Google Scholar](#)] [[Publisher Link](#)]

- [25] Sumalatha Madugula, Panchala Venkata Naganjaneyulu, and Kodati Satya Prasad, "Implementation of FIR Filter for Low Power and Area Minimization using Shift-Add Method Without Multipliers," *International Journal of Intelligent Engineering and Systems*, vol. 10, no. 6, pp. 250-282, 2017. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]
- [26] Raksha Jagadale et al., "Implementation of FIR Filter using VHDL," *International Journal of Engineering Research & Technology, ICONECT' 14 Conference Proceedings*, pp. 274-277, 2014. [[Publisher Link](#)]
- [27] Gurpadam Singh, and Neelam Rup Prakash, "FPGA Implementation of Higher Order FIR Filter: Speed vs. Area," *Journal of Emerging Technologies and Innovative Research*, vol. 4, no. 8, pp. 12-19, 2017. [[Google Scholar](#)] [[Publisher Link](#)]
- [28] R. Saranya et al., "FPGA Synthesis of Reconfigurable Modules for FIR Filter," *International Journal of Reconfigurable and Embedded Systems*, vol. 4, no. 2, pp. 63-70, 2015. [[Google Scholar](#)] [[Publisher Link](#)]
- [29] Ravinder Kaur et al., "Design and Implementation of High Speed IIR and FIR Filter Using Pipelining," *International Journal of Computer Theory and Engineering*, vol. 3, no. 2, pp. 292-295, 2011. [[CrossRef](#)] [[Google Scholar](#)] [[Publisher Link](#)]