Low Power Fir Filter Design Using Truncated Multiplier
 |
International Journal of Engineering Trends and Technology (IJETT) |  |
| © 2014 by IJETT Journal | ||
| Volume-10 Number-1 |
||
| Year of Publication : 2014 | ||
| Authors : A.Deepika , A.Bhuvaneswari |
||
 10.14445/22315381/IJETT-V10P208 |
Citation
A.Deepika , A.Bhuvaneswari. "Low Power Fir Filter Design Using Truncated Multiplier", International Journal of Engineering Trends and Technology (IJETT), V10(1),34-39 April 2014. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group
Abstract
In this paper Low-cost finite impulse response(FIR) design are presented using the concept of faithfully rounded truncated multipliers. We jointly consider the effective of bit width and hardware resources without sacrificing the frequency response and output signal accuracy. Non-uniform coefficient quantization with proper filter order to minimize the cost of total area. Multiple constant multiplication/accumulation in a pipelined direct FIR structure is implemented using an improved version of truncated multipliers. Comparisons with previous FIR filter design approaches show that the proposed design achieve the best area and power results.
References
[1]”Low-Cost FIR Filter Designs Based on Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation” Shen-Fu Hsiao, Jun-Hong Zhang Jian, and Ming-Chih Chen.
[2]F. Xu, C. H. Chang, and C. C. Jong, “Design of low-complexity FIR filters based on signed-powers-of-two coefficients with reusable common sub expressions,” IEEE Trans. Comput.-Aided Design Integer. Circuits Syst., vol. 26, no. 10, pp. 1898–1907, Oct. 2007.
[3] Y. J. Yu and Y. C. Lim, “Design of linear phase FIR filters in sub expression space using mixed integer linear programming,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 10, pp. 2330–2338, Oct. 2007.
[4] K. C. Bickerstaff, M. Schulte, and E. E. Swartzlander, Jr., “Reduced area multipliers,” in Proc. Int. Conf. Appl.-Specific Array Processors, 1993, pp. 478–489.
[5] H.-J. Ko and S.-F. Hsiao, “Design and application of faithfully rounded and truncated multipliers with combined deletion, reduction, truncation, and rounding,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 5, pp. 304–308, May 2011.
[6] D. Shi and Y. J. Yu, “Design of linear phase FIR filters with high probability of achieving minimum number of adders,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 1, pp. 126–136, Jan. 2011 .
[7]Design and Implementation of 8X8 Truncated Multiplier on FPGA Suresh R.Rijal (Asst. Prof. KITS, Ramtek), Ms.Sharda G. Mungale (Asst. Prof. PCEA, Nagpur).
[8]Y. Voronenko and M. Puschel, “Multiplier less multiple constant multiplication,”ACM Trans. Algorithms, vol. 3, no. 2, pp. 1–38, May 2007.
[9]Modified Booth Truncated Multipliers Alok A. Katkar and James E. Stine
Keywords
Digital signal processing (DSP), faithful rounding, truncated multipliers, FIR filter design.