Implementation and Optimization of 4×4 Luminance Intra Prediction Modes on FPGA

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2014 by IJETT Journal
Volume-10 Number-1
Year of Publication : 2014
Authors : Ashwini.V , Madhusudhan.K.N


Ashwini.V , Madhusudhan.K.N. "Implementation and Optimization of 4×4 Luminance Intra Prediction Modes on FPGA", International Journal of Engineering Trends and Technology (IJETT), V10(1),50-57 April 2014. ISSN:2231-5381. published by seventh sense research group


This paper proposes an efficient, fast and parallel processing of 4×4 luminance intra prediction implemented on FPGA. H.264[1] advanced video coding is a present generation video compression algorithm which can achieve high compression ratio without degrading the video quality. To achieve high compression H.264 uses various algorithms. Intra prediction [2,3] is one such algorithm to exploit the spatial redundancy in video frames. As we know there is a high correlation between pixels in a video frame. Intra prediction eliminates the correlation between pixels in a same frame to achieve compression. In this paper, luminance part of the image or video frame is taken and intra prediction algorithm is applied. In H.264[1] the luminance part of a video frame is divided into 4×4 or 16×16 block size depending on user application on image quality. Here we use 4×4 block size intra prediction. This has nine modes [1,2,3] to predict an image using reconstructed neighbor pixels of adjacent blocks. Processing of nine modes of 4×4 luminance intra prediction requires huge computations and has high latency. So we propose a method to reduce computations and processing all modes in parallel to achieve lower latency. This project is designed in Verilog using Xilinx ISE, simulated using Xilinx ISIM, synthesized and implemented on Virtex-6(Device: xc6vcx130T, Package: ff484, Speed:-2) FPGA. Project is implemented on FPGA’s because present generation FPGA’s are very much faster and has more resources and design time and time to market is less compared to ASIC’s. The design is synthesized using Xilinx XST and power consumption is calculated using XPower Analyzer. Results achieved is analyzed and compared to check the design works perfectly. This project is very useful for video application which needs faster processing and can be used as intra prediction IP (Intellectual Property).


1. I.Richardson, “The H.264 Advanced video Compression Standard”, John Wiley & Sons, 2010.
2. Thomas Wiegand, Gary J. Sullivan, Gisle Bjontega and, and Ajay Luthra, “Overview of the H.264 / AVC Video CodingStandard”, IEEE Trans. On Circuits and Systems for Video Technology, July 2003.
3. Youn-Long Steve Lin ,Chao-Yang Kao Huang-Chih Ku and Jian-Wen Chen, “VLSI Design for Video Coding- H.264/AVC Encoding from Standard Specification to Chip” Springer Science+Business Media, LLC 2010.
4. Muhammad Nadeem, Stephan Wong, and Georgi Kuzmanov, “An efficient hardware design for intra-prediction in H.264/AVC decoder”, Electronics, communications and Photonics Conference (SIECPC), 2011 Saudi International.
5. Mikołaj Roszkowski and Grzegorz Pastuszak, “Intra Prediction Hardware Module For High-Profile H.264/AVCEncoder”, Signal Processing Algorithms, Architectures, Arrangements, and Applications Conference Proceedings (SPA), 2010.
6. Huailu Ren, Yibo Fan, Xinhua Chen and Xiaoyang Zeng, “A 16-pixel Parallel Architecture with Block-level/Mode-level Co-reordering Approach for Intra Prediction in 4kx2k H.264/AVC Video Encoder”, Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific.
7. A. Ben Atitallah, H. Loukil and N. Masmoudi, “FPGA Design For H.264/AVC Encoder”, International Journal of Computer Science, Engineering and Applications (IJCSEA), Vol.1, No.5, October 2011.
8., “H.264/AVC Software Coordination” JM Reference Software.

H.264, Luminance, 4×4, Intra Predictions, mode.