Sigma-Delta Modulator Design and Analysis for Audio Application
|International Journal of Engineering Trends and Technology (IJETT)||
|© 2015 by IJETT Journal|
|Year of Publication : 2015|
|Authors : Jadhav Archana, Virendra Verma
|DOI : 10.14445/22315381/IJETT-V28P205|
Jadhav Archana, Virendra Verma"Sigma-Delta Modulator Design and Analysis for Audio Application", International Journal of Engineering Trends and Technology (IJETT), V28(1),21-26 October 2015. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group
Analog to Digital converters fined different usage in various receiver design architectures. Analog modules appear to be precise and quite resistant to a variety of sources of noise and interference. Most of the highly precise A/D converters involve the use of sigma-delta modulation which is associated with oversampling and noise shaping. These converters use the least parasitic capacitances and small feature sizes characteristic of scaled VLSI technology by trading speed for resolution. Second order 11 bit power optimized continuous time ?-? modulator has been presented in the paper. 1.8 V supply is used to operate this modulator. This paper compares the continuous-time second-order modulator to several alternative modulator architectures available in the audio frequency domain.
 Tong Ziquan, Yang Shaojun “The Design of a Multi-bit Quantization Sigma-delta Modulator” International Journal of Signal Processing, Image Processing and Pattern Recognition Vol.6, No.5 (2013)
 K. Chenna Kesava Reddy, “Design of Low Power Sigma Delta ADC ” International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.4, August 2012
 Soumya Shatakshi Panda “A 15 bit third order Power optimized Continuous time Sigma Delta modulator for audio application” Volume: 03 Special Issue: 15 | Dec-2014 | IWCPS- 2014, Available @ http://www.ijret.org
 S. Pavan, N. Krishnapura, R. Pandarinathan, P. Sankar, “A Power Optimized Continuous-Time ?? ADC for Audio Applications”, IEEE Journal of Solid-State Circuits, vol. 43, no. 2, Feb, 2008.
Keith A.O’Donoghue “A Digitally Corrected 5-mW 2-MS/SC ?? ADC in 0.25?m CMOS With 94dB SFDR”, IEEE Journal of Solid-State Circuits, vol. 46, no. 11, Nov 2011.
 Liyuan Lie “ A 1-V 15 bit Audio ?? ADC in 0.18 ?m CMOS ”,IEEE Transaction on circuits andsystems-1:Regular papers,Vol.5 ,no.5 ,May2012
 Alireza Nilchi “A Low-Power Delta-Sigma Modulator Using a Charge-Pump Integrator” IEEE Transaction on circuits andsystems-1:Regular papers,Vol.60 ,no.5 ,May2013
 Dragous Ducu “ A 14-bit and 70-dB Dynamic Range, Continuous Time, Sigma Delta Modulator” ©2013 IEEE
Vineeta Upadhyay and Aditi Patwa “Design of First order and Second Order Sigma Delta Analog To Digital Converter” ©IJAET ISSN: 2231-1963, July 2012
 Min Gyu Kim “A 0.9 V 92 dB Double-Sampled Switched- RC Delta-Sigma Audio ADC” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, May2008
 Kyehyung Lee “An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and 98 dB THD” IEEE Journal of Solid-State Circuits, vol. 44, no. 8, August2009
 Gerry Taylor “A Mostly-Digital Variable-Rate Continuous- Time Delta-Sigma Modulator ADC” IEEE Journal of Solid-State Circuits, vol. 45, no. 12, December 2010
Analog-to-digital converter, deltasigma modulator, low power, low voltage, over sampling.