Clock Synchronization in Digital Circuits
 |
International Journal of Engineering Trends and Technology (IJETT) |  |
| © 2011 by IJETT Journal | ||
| Volume-2 Issue-2 |
||
| Year of Publication : 2011 | ||
| Authors : N.Suresh Kumar, G.Babu Rao, K.V.Ramana Rao, Anil P |
||
Citation
N.Suresh Kumar, G.Babu Rao, K.V.Ramana Rao, Anil P."Clock Synchronization in Digital Circuits". International Journal of Engineering Trends and Technology (IJETT),V2(2):42-44 Sep to Oct 2011. ISSN:2231-5381. www.ijettjournal.org. Published by Seventh Sense Research Group.
Abstract
There are different ways to operate digital circuits to achieve good propagation of data. In recent days most of the digital circuits are failing to synchro nize the clock with data waves. The clock pulse must be given in proper time period, almost equal to the data propagation speed or arrival time of the data to the next stage. In the present paper a new method is proposed to synchronize the speed between da ta and clock pulses.
References
[1] L. Cotten, “Maximum rate pipelined systems,” in Proc. AFIPS Spring Joint Comput. Conf., 1969.
[2] Wayne P. Burleson, “Wave - Pipelining: A Tutorial and Research Survey”, IEEE Transactions on very large scale integration (vlsi) systems, vol. 6, no. 3, september 1998.
[3] Suryanarayana B. Tatapudi, Student Member, IE EE and José G. Delgado - Frias, Senior Member, IEEE,A Mesychronous high performance digital systems, VOL. 53, NO. 5, M ay 2006 .
[4] N .S .Kumar , et al., “A New Method to Enhance Performance of Digital Frequency Measurement and Minimize the Clock Skew”,vol 11. N o 10. IEEE Sensor J, 2011.
[5] Suresh N K et al., “Effect of Interrupt Logic on Delay Balancing Circuit”. International Journal of Computer Applications 27(4):26 - 30, August 2011.
[6] Stephen h. unger,” Clocking Schemes for High - Speed Digital Systems”, IEEE Transactions on computers, vol. c - 35, no. 10, october 1986, pp880 - 895.
Keywords
Clock, Synchronization, Latches, Propagation delay.