Low Power Consumption in 11t SRAM Design by using CMOS Technology

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2017 by IJETT Journal
Volume-45 Number-10
Year of Publication : 2017
Authors : Amit Namdev, PareshRawat


Amit Namdev, PareshRawat "Low Power Consumption in 11t SRAM Design by using CMOS Technology", International Journal of Engineering Trends and Technology (IJETT), V45(10),524-530 March 2017. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Ever since the concept of miniaturization took off, process voltage and temperature variations have become the prominent issues because of device scaling. Ranging from electronic devices like smart phones, tablets, multimedia devices like iPod to digital televisions, servers and networking SRAM is being used almost everywhere. It gives the scope of optimizing existing SRAM Topologies to meet the increasing market demand. In this paper CMOS technology is used for SRAM cells in different topology and a proposed 11T SRAM cell are analysed with the other (N)T SRAM cells Proposed circuit shows maximum saving of dynamic power in NB and RB is to 82.21% and 90.57% in 10T, maximum leakage power saving in NB and RB mode is 57.53%, 61.35% at 250C and 45.13%, 48.52 at 1100C in 9T SRAM. Proposed 11T is better in term of power, delay and stability than other existing circuits. Simulation is done by using HSPICE at 32nm CMOS technology in Not Biased (NB) and Reverse Biased (RB) mode with VDD =1V for fair comparison of results.


[1] K. Roy, S. Mukhopadhyay, H. Mahmoodi-meimand, “Leakage tolerant mechanisms and leakage reduction techniques in deepsubmicron CMOS circuits”, In Proc. of IEEE, vol. 91, no. 2, pp. 305– 327, Feb 2003.
[2] Z. Chen, L. Wei, M. Johnson, and K. Roy, “Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks,” In Proc. of IEEE/ACM Design Automation Conference, 1998.
[3] A. Bansal, S. Mukhopadhyay, K. Roy, “Device-optimization technique for robust and low-power FinFET SRAM design in nanoscale,” IEEE Transactions on Electron Devices, vol 54, no.6, pp. 1409–1419, 2007.
[4] Seid Hadi Rasouli, Hamed F. Dadgour, Kazuhiko Endo, Hanpei Koike and Kaustav Banerjee,“Design Optimization of FinFET Domino Logic Considering the Width Quantization Property” IEEE TRANSACTIONS on Electron Devices, vol.57, no. 11, pp. 2934- 2943, Nov 2010.
[5] Prateek Mishra, Anish Muttreja, and Niraj K. Jha. “FinFET Circuit Design” SPRINGER 2011
[6] Wen Wu, Mansun Chan, “Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs” IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 54, no. 4, pp. 692-698, APRIL 2007,
[7] E. Grossar et al., “Read stability and write-ability analysis of SRAM cells for nanometer technologies,” IEEE J. Solid-State Circuits, vol.41, no. 11, pp. 2577–2588, Nov. 2006.
[8]B.H. Calhoun and A.P. Chandrakasan, “A 256-kb 65-nm Subthreshold SRAM Design for Ultra-Low-Voltage Operation”, in Solid-State Circuits, IEEE Journal of, Volume 42, Issue 3, pp. 680 - 688, March 2007.
[9] Mayank Shastri, Shyam Akashe, “Read Write Stability With Leakage Minimization Of 4t Sram Cell For Nano Cmos Technology” in Proc. of IEEE, pp. 355-359, 2011.
[10] Anie Jain, Shyam Akashe, “Optimization of low power 7T SRAM cell in 45nm Technology” in Proc. of Advanced Computing & Communication Technologies IEEE, pp 324-327, 2012.
[11] K. Dhanumjaya, M. Sudha, M.N.Giri Prasad, Dr.K.Padmaraju, “Cell Stability Analysis of Conventional 6t Dynamic 8T Sram Cell In 45nm Technology” VLSICS, vol.3, no.2, pp. 41-51, April 2012.
[12] Hiroki Noguchi et al., “Which is the best dual port SRAM in 45nm process technology8T,10T single end and 10T differential” Renesas Technology corporation,2008.
[13] Zhiyu Liu, Volkan Kursun, " Characterization of a novel Nine Transistor SRAM cell,IEEE Transactions on Very Large Scale Integration Systems,voI. 46, Issue 4,pp-488-492, April 2008.
[14] Neil H.E.Weste,David Harris and Ayan Banerjee, “CMOS VLSI Design, a circuits and systems perspective” ,ISBN: 0321149017/9780321149015 Third edition, Pearson Education, 2005.
[15] N.K. Jha and D. Chen (eds.), Nanoelectronic Circuit Design,DOI 10.1007/978-1-4419-7609-3_2, Springer Science+Business Media, LLC 2011

CMOS, Low power consumption, Shorter Channel Effect, NB and RB mode.