Low Potentials High-Performance Current Mirror Using 32nm CMOS Process
 |
International Journal of Engineering Trends and Technology (IJETT) | 
|
| © 2017 by IJETT Journal | ||
| Volume-46 Number-2 |
||
| Year of Publication : 2017 | ||
| Authors : Aman Kumar, Gurinder Pal Singh |
||
| DOI : 10.14445/22315381/IJETT-V46P214 |
Citation
Aman Kumar, Gurinder Pal Singh "Low Potentials High-Performance Current Mirror Using 32nm CMOS Process", International Journal of Engineering Trends and Technology (IJETT), V46(2),75-79 April 2017. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group
Abstract
For the upsides of current style courses above the potential genre impediments, this postulation effort offers a different technique for current design’s designs base on substrate driving technology, appropriate for high speed and low power dissemination applications. Although previous technology is based on G-node was driven. In G-node technique signal are passes through the gate node. But, in the case of substrate driving method mass of the device is utilized to process the signal to get the benefit of low power. Adjusted design had been recreated in an exclusive 32nm CMOS prepare, utilizing Synopsis galaxy tool. Current comparator track had awed through current heartbeats going from 10-3A to 10-9A and its quickness plus influence utilization had been recreated and estimated. At the point when made an examination with the prior detailed designs, our design accomplishes actual extreme rapidity of action as well as less potential utilization. For fast run i/p streams, the potential utilization of the recently enhanced current comparator is particularly inferior to the previously revealed designs. Simulation has performed on a 32nm process and obtained the result under short channel effects. We have considered the short channel effect during simulation so that dimensions are taken carefully for this technique.
References
[1] Paul.R.Gray,Paul.J.Hurst, Stephen.H.Lewis and Robert.G.Meyer, “Analysis and design of analog integrated designs”, by John Wiley & sons, Inc 1984.
[2] Behzad Razavi, "Design of analog cmosfet integrated designs " , by Mc-Graw Hill.
[3] Vinamrata Yadav , Nikhil Saxena” A Darlington Pair Based CMOS Two Stage Operational Amplifier at 32nm Technology”, International Journal of Engineering Trends and Technology 2017
[4] MULDER,J., and ROERMUND,A.H.M., “High swing cascode MOSFET CM”, Ekec-Iron. Lett., 1996, 32, pp. 1251-1252
[5] Louis-Franc¸ ois Tang? Ay, Mohamad Sawan, and Yvon Savaria, "A very-high yield impedance CM for very-low potentials Biomedical Analog Design", IEEE-2008
[6] S. S. Rajput and S. S. lamar, “A high performance CM for low potentials designs”, Proc. APCCASIIEEE,Tiwjin, China, pp. 170-173, Dec2000.
[7] Nikhita Tripathi, Sonal Soni , “Design of an Amplifier through Second Generation Current Conveyor”, International Journal of Engineering Trends and Technology, 2013
[8] Hongtao Mu, Li Geng and Jun Liu ,“A high precision constant current source applied in LED driver”, IEEE-2011.
[9] H. Traff, "novel approach to high speed cmosfet current comparators", IEEE Proceedings - Electronic Letters,vol.28, No.3, 1992.
Chung-Yu Wu, Chih-[10] For high precision current-mode signal processing”, IEEE Proceedings – Designs amd Systems, Pages. 1829- 1832, Vol.3, 1991.
[11] Byung-moo Min and Soo-won Kim, “High performance CMOSFET current comparator using resistive feedback network”, IEEE Proceedings - Electronic Letters, Pages. 2074-2076, vol.34, Issue.22, 1998.
[12] G.Palmisano and S.Pennisi, “Dynamic biasing for true low-potentials CMOSFET class ab current-mode designs”, IEEE Transactions on Designs and Systems-II: Analog and Digital Signal Processing, Pages.1569-1575, Vol.47, Dec- 2000.
[13] Lu Chen,Bingxue Shi, and Chun Lu, “ A high speed/power ratio continuous-time cmosfet current comparator”, IEEE Proceedings – Electronics, Designs and Systems, ICECS-2000, Pages. 883-886, Vol.2, Dec- 2000.
[14] D.Banks, and C.Toumazou, “Low-power high-speed current comparator design”, IEEE Proceedings - Electronic Letters, vol.44, No.3, 2008.
[15] Soheil Ziabakhsh,Hosein Alavi-Rad, Mohammad Alavi-Rad and Mohammad Mortazavi, “ The Design of a low- power high-Speed current comparator in 0.35-?m CMOSFET Technology ”,IEEE Proceedings, 2009.
[16] C.B.Kushwah, D.Soni, and R.S.Gamad, “New design of CMOSFET current comparator”, IEEE Proceedings –ICETET -2009, Pages.125-129, Dec-2009.
[17] Chun Wei Lin,and Sheng Feng Lin, “ Low input impedance current comparator using in pulse-width modulation ”, IEEE Proceedings – ICCE-2010,Pages.127-130
[18] Bhawna Aggarwal.et.al “Analysis of low potentials bulk-driven self-biased high swing cascode CM” microelectronics journal, 2012.
[19] Bhawna Aggarwal, Meenakshi, A.K. Gupta .et.al”Comparative analysis of all CM topologies and their characteristics” microelectronics journal, 2016.
Keywords
G-node, substrate driving Technology, CMs (cm), Synopsis, C Designer Tool, Low energy.