Review On Different Types Of Router Architecture And Flow Control
 |
International Journal of Engineering Trends and Technology (IJETT) | 
|
| © 2013 by IJETT Journal | ||
| Volume-4 Issue-10 |
||
| Year of Publication : 2013 | ||
| Authors : Omprakash Ghorse , Nitin Meena , Shweta Singh |
Citation
Omprakash Ghorse , Nitin Meena , Shweta Singh. "Review On Different Types Of Router Architecture And Flow Control". International Journal of Engineering Trends and Technology (IJETT). V4(10):4610-4613 Oct 2013. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group.
Abstract
NoC (Network on chip) is a new technology for designing of communication structure in SoC design. Where large number of IP blocks communicates with each other. Router is the backbone of NoC design which handles the communication and connecting with neighbors. Designing of router and its characteristics is directly impact on the performance of NoC. Size of the new era digital system design are shrieked and the system becomes more complex day by day. Before to design any digital system we think two more important factors are power and performance. Only the communication portion in any system consume 50% power of the total power used by the system. Here we show the different types of router architecture which can improve the system performance.
References
[1] Li shiuan peh” flow control and micro architectureral mechanisum for extnding the performance of interconnection network” in 2001.
[2] L.Rooban, S.Dhananjeyan“Design of Router Architecture Based on Wormhole Switching Mode for NoC” International Journal of Scientific &Engineering Research Volume 3, Issue 3, March-2012
[3] N. Kavaldjiev, G.J.M. Smit, P.G. Jansen “A Virtual Channel Router for Onchip Networks” Proceedings, IEEE International SOC Conference, 12–15 September 2004, pages: 289–293.
[5] Robert Mullins, Andrew West and Simon Moore “Low-Latency Virtual- Channel Routers for On-Chip Networks” Computer Laboratory, University of Cambridge
[6] Ville Rantala Teijo Lehtonen Juha Plosila “Network on Chip Routing Algorithms” TUCS Technical Report No 779, August 2006 page: 09.
[7] Arnab Banerjee, Robert Mullins and Simon Moore “A Power and Energy Exploration of Network-on-Chip Architectures” IEEE 2007
[8] Mostafa S. Sayed, A. Shalaby, M. El-Sayed Ragab, Victor Goulart, “Congestion Mitigation Using Flexible Router Architecture for Network-on-Chip”2012 IEEE.
[9] Son Truong Nguyen Shigeru Oyanagi “The Design of On-the-fly Virtual Channel Allocation for Low Cost High Performance On-Chip Routers”2010 IEEE.
[10]. Nicopoulos et al., “ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers,” in Proc. of the 39th Int’l Symp. on Microarchitecture, 2006.
[10] Daniel U. Becker, William J. Dally “Allocator Implementations for Network-on-Chip Routers”2009 IEEE.
[11] Ioannis Nousias, Tughrul Arslan “Wormhole Routing with Virtual Channels using Adaptive Rate Control for Network-on-Chip (NoC)”2006 IEEE.
Keywords
Network on chip, Flow control of flit, pipelining;