Analysis and Synthesis of RSA Algorithm using VHDL and Matlab

Analysis and Synthesis of RSA Algorithm using VHDL and Matlab

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2020 by IJETT Journal
Volume-68 Issue-1
Year of Publication : 2020
Authors : Ashwini Araballi, Zuhi Subedar
DOI :  10.14445/22315381/IJETT-V68I1P204

Citation 

MLA Style: Ashwini Araballi, Zuhi Subedar  "Analysis and Synthesis of RSA Algorithm using VHDL and Matlab" International Journal of Engineering Trends and Technology 68.1 (2020):30-33.

APA Style:Ashwini Araballi, Zuhi Subedar. Analysis and Synthesis of RSA Algorithm using VHDL and Matlab International Journal of Engineering Trends and Technology, 68(1),30-33.

Abstract
This paper represents the simulation and synthesis of RSA algorithm using MATLAB and VHDL. RSA is considered as one of the hardest algorithms as it is difficult to crack the standards used in the encryption for securely storing and transmitting the information. The analysis of this algorithm is carried out for the parameters like overall execution time, operating frequency and resource consumed during simulation. The result analysis depicts the comparison between RSA implementation using Matlab and VHDL.

Reference

[1] Sushanta Kumar Sahu and Manoranjan Pradhan, “FPGA Implementation of RSA Encryption system”, International Journal of Computer Applications, vol. 19, Issue 9, 2011.
[2] Ari Shawkat Tahir, “Design and Implementation of RSA Algorithm using FPGA”, Research Gate, 2015.
[3] Sandeep Singh, Parminder Singh Jassal, “Synthesis and Analysis of 32-Bit RSA Algorithm Using VHDL”, International Journal of Engineering Sciences, vol. 1, Jan. 2016.
[4] Ankit A. and Pushkar P, “Implementation of RSA Algorithm on FPGA”, International Journal of Engineering Research & Technology (IJERT), ISSN: 2278-0181, vol. 1, Issue 5, 2012.
[5] Amit Thobbi, Shriniwas Dhage, Pritesh Jadhav and Akshay Chandrachood,“Implementation of RSA Encryption Algorithm on FPGA”, American Journal of Engineering Research (AJER), vol. 4, Issue 6, pp-144- 151,2015.
[6] Khaled Shehata, Hanady Hussien, Sara Yehia, “FPGA Implementation of RSA Encryption Algorithm for EPassport Application”, World Academy of Science, Engineering and Technology International Journal of Computer and Information Engineering, vol. 8, 2014.
[7] Gurpreet K. and Vishal A, “An Efficient Implementation of RSA Algorithm using FPGA and Big Prime Digit”, International Journal of Computer & Communication Engineering Research (IJCCER), Volume 1 - Issue 4, 2013.
[8] M. A. Smadi, Qasem A. and Abdullah A, “Efficient FPGA Implementation of RSA Coprocessor Using Scalable Modules”, International Symposium on Emerging Internetworks, Communication and Mobility, Procedia Computer Science 34, pp. 647 – 654, 2014.
[9] Vibhor G, Aruna c, “Architectural analysis of RSA cryptosystem on FPGA “, International Journal of Computer Applications, vol. 26, 2011.
[10] Chiranth E, Chakravarthy H.V.A, Nagamohanareddy P, Umesh T.H, Chethan Kumar M,“Implementation of RSA Cryptosystem Using Verilog”, International Journal of Scientific & Engineering Research, vol. 2, Issue 5, pp.1- 7,2011.
[11] Amer, K.M, Sharif, S.M, Ashur, A.S., "Enhancement of hardware modular multiplier radix-4 algorithm for fast RSA cryptosystem," International Conference on Computing, Electrical and Electronics Engineering, vol. 1, pp. 692-696, Aug. 2013.
[12] S.Syamkumar Ch.Umasankar, “A Novel methodology for Implementation RSA algorithm using FFT in Galois Field”, International Journal of Engineering Trends and Technology (IJETT), vol. 30, December 2015.
[13] Fathima Nizar, Fathima Latheef, Alfina Jamal, “RSA Based Encrypted Data Embedding Using APPM”, International Journal of Engineering Trends and Technology (IJETT), vol. 9, Mar 2014.

Keywords
Cryptography, Encryption, Decryption, RSA, Security, Matlab, VHDL.