

Design and Simulation of SRAM to Reduce Leakage Current using Enhanced Galeor Approach

Anitha.K¹, Darwin.S², Mangala MariSelvi.E³, Vijayalakshmi.K⁴

^{1,3,4}PG Student, Electronics Department, Dr.Sivanthi Aditanar College of Engineering, Tiruchendur, Tamilnadu, India.

²Asst.Prof., Electronics Department, Dr.Sivanthi Aditanar College of Engineering, Tiruchendur, Tamilnadu, India.

Abstract

In this VLSI design era, low power memory is a need of all computing devices with high performance. The power is most important aspect for today's technology. So design a memory with low power is a vital role. With the rapid progress of technology development, threshold voltage is scale down very narrowly i.e., 180nm from 22nm. Reducing threshold voltage is the major cause of occurring leakage current in SRAM architecture. Enhanced GAted LEakage transistOR (EGALEOR) is a novel technique presented in this paper to reduce leakage current in SRAM architecture. The proposed technique will reduce 40% of static (leakage) power in write operation and 43% of static (leakage) power in read operation. This technique is designed and simulated in Tanner Software.

Keywords

Leakage current, 6T SRAM, threshold voltage, GALEOR and KGALEOR.

I. INTRODUCTION

Rapid growth in VLSI fabrication process results in the increase of the densities of integrated circuit by scaling down the technology. But the devices with such high densities lead to high power consumption and run time failure. Supply voltage has been scaled down to maintain low power consumption. Hence to control drive current and to achieve high performance, transistor threshold voltage scaling leads in the exponential increase of the sub threshold leakage current. Static Random access memory is used in most of the embedded and portable devices because of the high speed. Due to the strong demand of the SRAM memory,

reduction of power consumption and leakage current of SRAM memory is very important.

The logical construction of small 4bit SRAM architecture is shown in figure 1. This ram consists of four words of four bits each and has a total of 16 binary cells. The small blocks labelled BC represents the binary cell with its three inputs and one output. A memory with four words needs two address lines. The two address inputs go through a 2*4 decoder to select one of the four words. The decoder is enabled with the memory-enable input. When the memory enable is 0, all outputs of the decoder are 0 and none of the memory words are selected. With the memory select at 1, one of the four words is selected, dictated by the value in the two address lines. Once a word has been selected, the read/write input determines the operation. During read operations, the four bits of the selected word go through or gates to output terminals. During write operation, the data available in the input lines are transferred into the four binary cells of the selected word[7]. The binary cells that are not selected are disabled, and their previous binary values remain unchanged. When the memory select input that goes into the decoder is equal to 0, none of the words are selected and the contents of all cells remain unchanged regardless of the value of the read/write input [12].

In this architecture, only four basic cells are operated at a time, remaining basic cells are in standby mode. In standby mode, Leakage current plays a predominant role in SRAM power consumption. So the leakage power consumes more power than dynamic power; it affects the speed of the SRAM operation. To overcome the performance degradation of SRAM, EGALEOR

technique is implemented in SRAM architecture to reduce the leakage current in it.




Figure 1 4bit SRAM architecture

1.1 LINEAR REGULATOR

A voltage regulator is a voltage stabilizer that is designed to automatically stabilize a constant voltage level. A voltage regulator circuit is also used to change or stabilize the voltage level according to the necessity of the circuit [11]. Thus, a voltage regulator is used for two reasons:

1. To regulate or vary the output voltage of the circuit.
2. To keep the output voltage constant at the desired value in spite of variations in the supply voltage or in the load current.

A linear regulator is a system used to maintain a steady voltage. The resistance of the regulator varies in accordance with the load resulting in a constant output voltage. The regulating device is made to act like a variable resistor, continuously adjusting a voltage divider network to maintain a constant output voltage, and continually dissipating the difference between the input and regulated voltages as waste heat. Linear regulators may place the regulating device in parallel with the load (shunt regulator) or may place the regulating device between the source and the regulated load (a series regulator). Simple linear regulators may only contain a zener diode and a series resistor as shown in figure 2. The shunt regulator works by providing a path from the supply voltage to ground through a variable resistance (the main transistor is in the "bottom half" of the voltage divider). The current through the shunt regulator is diverted away from the load

and flows uselessly to ground, making this form usually less efficient than the series regulator. It is, however, simpler, sometimes consisting of just a voltage-reference diode, and is used in very low-powered circuits where the wasted current is too small to be of concern[4]. This form is very common for voltage reference circuits. A shunt regulator can usually only sink (absorb) current.




Figure 2 Shunt linear regulators

II. MATERIALS AND METHODOLOGY

2.1 EXISTING METHOD: GALEOR APPROACH

In GALEOR approach, one gate leakage high VT NMOS transistor is introduced between the output and the pull up network and another gated leakage high VT PMOS transistor is inserted between output and the pull down network [2][6] as shown in figure 3. Due to the threshold voltage loss caused by high VT MOS transistors, this technique suffers from significant low voltage swing where low logic level appears much above than 0 and high logic level occurs much below than VDD. Increase of propagation delay is result of low output voltage swing [1][5].




Figure 3 GALEOR approach

2.2 PROPOSED METHOD: ENHANCED GALEOR APPROACH

Enhanced GALEOR method overcomes the disadvantage of GALEOR technique. This technique is the combination of GALEOR technique and simple shunt regulator as shown in figure 4. simple shunt regulator is used to balance the output voltage swing. It consists of resistor and zener diode. zener diode is mainly used to avoid floating output.




Figure 4 EGaleor approach

2.2.2 OPERATION




Figure 5 Basic SRAM Cell with EGaleor Approach

READ OPERATION

To read the data '0(1)' to the SRAM cell, logic values are set on $\overline{BL}=1(0)$ and $BL=1(0)$. The W/R input is always high value to shift the data between the data lines, BL, \overline{BL} and the internal load lines [10][13]. The data line (BL or \overline{BL}) connected to the load line with logic value '0' will not show any changes in the logic value after

transfer of data or otherwise small change occur in the logic value[9]. Due to the driving capacity of the cell the data transfer produces a low value output when logic '0(1)' at the internal load line is shared with the logic '0(1)' of the data line.

WRITE OPERATION

To write the data '1(0)' to the SRAM cell, logic values are set on $\overline{BL}=1(0)$ and $BL=0(1)$. The W/R input is always high value to transfer the data between the data lines, BL, \overline{BL} and the internal load lines [8]. The data line (BL or \overline{BL}) connected to the load line with logic value '1' will not show any changes in the logic value after transfer of data or otherwise small change occur in the logic value[4]. Due to the driving capacity of the cell the data transfer produces a high value output when logic '1' at the internal load line is shared with the logic '1' of the data line.

The operation summary is shown in the table 1

PROCESS	CONTR OL SIGNAL	TRANSISTORS	
		ON	OFF
TO READ "1"	$\overline{BL}=0,$ $BL=0$	M1,M5,M9, M10	M2,M3,M4,M6, M7,M8
TO WRITE "0"	$\overline{BL}=0,$ $BL=1$	M2,M3,M4, M5,M8,M9, M10	M1,M6,M7
TO WRITE "1"	$\overline{BL}=1,$ $BL=0$	M1,M2,M3,M8, M9,M10	M4,M5,M6,M7
TO READ "0"	$\overline{BL}=1,$ $BL=1$	M4,M8,M9, M10	M1,M2,M3,M5, M6,M7

III. RESULTS AND DISCUSSION

The implementation of EGaleor technique in SRAM is done using TANNER software. The design is simulated using tanner S-edit window. This technique is verified by using this software which performs simulation of the designed system.

The Schematic diagram for basic SRAM cell with GALEOR technique is shown in figure 6




Figure 6 Basic SRAM Cell with GALEOR Approach

The Schematic diagram for basic SRAM cell with EGALEOR technique is shown in figure 7




Figure 7 Basic SRAM Cell with EGALEOR Approach

The Simulation waveform of write operation of SRAM cell is shown in figure 8




Figure 8 Simulated output of write operation

The Simulation waveform to read 0 operation of SRAM cell is shown in figure 9



Figure 9 Simulated output to read 0

The Simulation waveform to read 1 operation of SRAM cell is shown in figure 10




Figure 10 Simulated output to read 1

OPERATION	POWER (*10 ⁻⁵)W		PERFORMANCE ANALYSIS
	GALEOR	EGALEOR	
TO READ 0	6.24	5.127	17%
TO READ 1	5.1232	1.9032	62%
TO WRITE 0	3.127	1.298	58%
TO WRITE 1	5.69788	4.022	29%

Table 2 Performance Analysis

4. CONCLUSION

EGALEOR technique has been designed for high speed computations and low power consumptions in SRAM. This technique can be used for meeting the challenges in all portable devices and communication devices by its faster operations. The power consumption of the SRAM is reduced since the leakage current in SRAM is decreased. The static power in SRAM gets reduced by 43 percentages in write operation and 40 percentages in read operation.

REFERENCES

- [1] Anu Tonk and Shilpa Goyal, “ A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design” International Journal on Recent and Innovation Trends in Computing and Communication ISSN: 2321-8169 Volume: 3 Issue: 2 pg.no:554 – 558, February 2015.
- [2] Dilip .B and P. Surya Prasad, “ Design of Leakage Power Reduced Static RAM using LECTOR” International Journal of Computer Science and Information Technologies, Vol. 3 , 2012,4127-4130.
- [3] Gnana Deepika .K, K. Mariya Priyadarshini and K. David Solomon Raj, “Sleepy Keeper Approach for Power Performance Tuning in VLSI Design” ISSN 0974-2166 Volume 6, November1 (2013), pp. 17-28.
- [4] Hina malviya, Sudha Nayar, “A new approach for Leakage Power Reduction Techniques in Deep Submicron Technologies in CMOS circuit for VLSI applications.” International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 5, May 2013.
- [5] Kaushal Kumar Nigam and Ashok Tiwari, “Zigzag keeper: a new approach for low power CMOS circuit” International Journal of Advanced Research in Computer and Communication Engineering Vol. 1, Issue 9, November 2012.
- [6] Min, H. Kawaguchi and T. Sakurai, “Zigzag Super Cutoff CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage Dominant Era,” IEEE International Solid-State Circuits Conference, pp. 400-401, 2003.
- [7] Morris Mano.M and Michael D. Cietti, “Digital Design Book”, fourth edition Pearson publication. ISBN: 9788131762806, @ 2007.

- [8] Bikash Khandal and Bikash Roy, “Design and Simulation of Low Power 6T SRAM and Control its Leakage Current Using Sleepy Keeper Approach in different Topology”, International Journal of Modern Engineering Research (IJMER) , May-June 2013.
- [9] Anupriya Jain, “Analysis and Comparison of Leakage Reduction Techniques for 6T-SRAM and 5T SRAM in 90nm Technology”, International Journal of Engineering Research & Technology (IJERT), August – 2012.
- [10] Sai Praveen Venigalla and G. Santhi swaroop Vemana, “To Reduce SRAM Sub-Threshold Leakage Using Stack and Zigzag techniques”, International Journal of Scientific Engineering and Technology, 01 April 2012.
- [11] https://en.wikipedia.org/wiki/Linear_regulator
- [12] Pankaj Agarwal , Nikhil Saxena and Nikhita Tripathi “Low Power Design and Simulation of 7T SRAM Cell using various Circuit Techniques” International Journal of Engineering Trends and Technology (IJETT) - Volume 4 Issue 5- May 2013.
- [13] Shaik MD Irphan Bacha and K.V Satyanarayana “Design and Simulation of Low Power Reduced Read & Write Stability in SRAM Memory” International Journal of Engineering Trends and Technology (IJETT) – Volume 15 Number 8 – Sep 2014.