# Impact Analysis of DGMOSFET using High-k Dielectric material

Rajesh Kumar<sup>1</sup>, Rajesh Mehra<sup>2</sup>,

<sup>1</sup> ME Scholar ECE Department NITTTR Chandigarh, India <sup>2</sup> Associate Professor ECE Department NITTTR Chandigarh, India

# ABSTRACT

Scaling of MOSFET Devices is an important factor in the advancement of Silicon Technology. This paper examines the Performance Evaluation of a DG MOSFET Devices in the presence of High-k dielectric material like  $HfO_2$ ,  $ZrO_2$  as compare to conventional bulk SiO<sub>2</sub>. A New device structure known as DG MOSFET is simulated, discussed and its efficiency in suppressing short channel effects (SCEs) like Threshold voltage, Leakage  $current(I_{off}),$ Drain induced barrier lowering(DIBL),Sub-threshold-slope(SS) has been analyzed. It is observed that using High-k dielectric material  $HfO_2$ ,  $ZrO_2$  there is decrease in leakage current of about 14% in HfO<sub>2</sub> and 25% in ZrO<sub>2</sub> having  $L_G$  of 25nm has been observed as compare to conventional Bulk SiO<sub>2</sub> material. Also, there is significant decrease in Sub-threshold slope is observed about 46% in  $HfO_2$ , 96% in ZrO2 with  $L_G=24nm$  and 141% in HfO<sub>2</sub>, 172% in ZrO<sub>2</sub> with  $L_G=12nm$  as compared to SiO<sub>2</sub>.

**Keywords:** *Dielectric, High-k, MOSFET, Scaling, SCEs, Leakage, DIBL, SS* 

# 1. INTRODUCTION

Silicon Technologies have been growing faster year to year. One of the main technology advancement factor is gate oxide scaling. Scaling down of device is strongly needed to achieve very high integration density and better device performance [1]. But the main problem which must be focused about silicon technologies is side effects of reducing the dimensions of devices [2]. Due to reduction in channel length, short channel effects and the leakage current become vital issues that degrade the performance of the device. To overcome this issue a Double Gate DG-MOSFET with high-k dielectric material like HfO<sub>2</sub>, ZrO<sub>2</sub> are preferred as compared to SiO<sub>2</sub> with dielectric strength lies between 30 and 40, thus makes it possible to increase 6-10 times in equivalent oxide thickness(EOT) for better device performance than conventional bulk MOSFET [3]. The EOT is basically the sum of EOTs of the high-k dielectric and interfacial layer. The semiconductor industry employs a Roadmap the "ITRS", which sets up speed for MOSFET Development.

The Dielectric constant K is a parameter which defines the ability of material to store charge. The value of K usually calculates the value of capacitance of device. With high-k dielectric coupling between two conducting plates is strong and with low-k dielectric coupling is weak. However, in silicon technology, reference value of k for SiO<sub>2</sub> is 3.9. Dielectric having k greater than 3.9 are referred to as high-k dielectric material whereas dielectric having value less than 3.9 referred to as low-k dielectric material. From the past few years, high-k dielectric based on Hafnium (HfO2) with DG-MOSFET has been introduced to enhance device performance while reducing gate leakage as EOT is increased [4]. The decrease in Threshold voltage (Vth) with decrease in channel length and increase in drain voltage is usually due to presence of short channel effects in recent CMOS Technologies. In this paper, a Simulation Analysis using 3-D TCAD simulator COGENDA GENIUS is done to see the impact of the leakage current on the device performance by using high-k dielectric material HfO2 as compared to  $SiO_2$ . For the Simulation, we have used different diffusion, mobility density gradient quantum correction model. Also, Enhanced Lombardi mobility degradation model was activated which accounts for mobility degradation at silicon-SiO<sub>2</sub>, HfO<sub>2</sub> interface. To find accurate threshold voltage, constant current method is used.

# 2. SHORT CHANNEL EFFECTS

Scaling of MOS dimensions is very important in order to design high performance VLSIs. Short Channel effects (SCEs) are the severe aftereffects of scaling. SCEs cause the dependence of device threshold voltage upon channel length [5]. SCEs degrade the controllability of gate voltage upon drain current, which results in the degradation of the sub-threshold slope and significant increase in drain off-current [6]. The first SCE model was proposed by Poon and Yau [7] which gave description of charge sharing effect by respective gate and drain electric fields in the depletion channel. A MOSFET device is considered to be short when the respective channel length is the same order of magnitude as the source and drain junction depletion-layer widths. As the channel length is further reduced to enhance speed as well as density, short channel effects (SCEs) came into effects. Use of High-k dielectric material like HfO<sub>2</sub> and ZrO<sub>2</sub> as compared to SiO<sub>2</sub> is one of the effective way of reducing short channel effects. There are various SCEs in MOSFETs. In this paper, following SCEs has been discussed and analyzed:

#### 2.1 Threshold Voltage

The Threshold Voltage of an n-channel MOSFET is usually given [8] by:

$$V_{th} = \Box_{MS^{-}} \frac{Q_{SS}}{C_{OX}} + 2\Box_{F} + \frac{qN_{a}X_{d\max}}{C_{ox}}$$
(1)

Where  $\Box_{MS}$  is the work function difference between the gate and the channel ,  $Q_{ss}$  is the surface state charge of the channel, Cox is the gate capacitance and equal to

 $\frac{\mathcal{E}_{ox}\mathcal{E}_{o}}{t_{ox}}$ , here  $t_{ox}$  is the gate oxide thickness.  $\Box_{F}$  is the

Fermi potential, equal to 
$$\frac{KT}{q} \ln \frac{(N_a)}{n_i}$$
, where N<sub>a</sub> is

the channel doping concentration,  $X_{dmax}$  is the maximum depletion width. As there is change in channel length, threshold voltage changes . In case of long channel MOSFETs, gate has control over the channel and supports most of the charge. But in case of Short channel lengths, the threshold voltage begins to decrease as the charge in the depletion region increases [9].

# **2.2 Drain Induced Barrier Lowering** (DIBL)

The Source and Drain depletion regions can interfere into the channel even without bias as these junctions are usually brought together in short channel devices. This effect is usually known as charge sharing. Since, drain and source also takes part in charge region of the channel which would otherwise was only controlled by the gate. As with the increase in bias drain depletion region continues to rise so that it can actually make interaction with the source to channel junction which in turn decrease the potential barrier [10]. DIBL is usually given by equation:

$$\text{DIBL} = -\left[\frac{V_{th}, sat - V_{th}, lin}{V_d, sat - V_d, lin}\right]$$
(2)

Where( $V_{th}$ ,sat)= saturated threshold voltage,  $(V_{th}$ ,lin)= linear threshold voltage,  $(V_d$ ,sat)=Drain voltage applied in saturation region,  $(V_d$ ,lin)= Drain voltage applied in linear region. Here, we have use  $(V_d$ , sat) = 0.75 V and  $(V_d$ , lin)=0.05 V.

#### 2.3 Sub-threshold Slope

It usually defines the way that how effectively the flow of drain current of a device can be stopped whenever  $V_{gs}$  is decreased below threshold voltage ( $V_{th}$ ). Steeper the  $I_d$ - $V_g$  curve, more improvement will be there in sub-threshold slope of the device. Sub-threshold Slope [11] is given by:

SS=
$$\left[\frac{d(\log_{10} I_{ds})}{dV_{gs}}\right]^{-1} = \frac{KT}{q}(1 + \frac{c_d}{c_i})$$

(3)

Where  $C_d$ = depletion layer capacitance  $C_i$ =gate oxide capacitance

A device which is characterized by steeper sub-threshold slope undergoes faster transition between off current and on current.

#### **3. TRANSPORT DESCRIPTION**

The Cogenda TCAD Device simulates the  $I_D$ - $v_G$  performance of DG-MOSFET using the basic drift-diffusion transport model.

#### 3.1 Drift diffusion model

The conduction in this model depends upon the Poisson's equation (3) and continuity equation of the carriers (4), (5). The Poisson's equation which transforms the electrostatic potential V to the density of charge is given by [12]:  $\Box$ 

$$\nabla^{2}V = -\frac{q}{\varepsilon}[p - n + N^{+}{}_{D} + N^{-}{}_{A} + n_{T}]$$
(3)

Where n and p represent the densities of the electrons and the holes, respectively,  $N_D^+$  and  $N_A^-$  are the ionized donor and acceptor impurity concentrations respectively,  $n_T$  is the density of carriers due to the centre of recombination[12] and  $\mathcal{E}$  is the respective dielectric constant. The current densities of electrons and the holes are given by the transport equations usually composed of two components, drift and diffusion [12].

$$J_{n}=q\mu_{n}nE+qD_{n}\nabla_{n}$$

$$J_{p}=q\mu_{p}pE-qD_{p}\nabla_{p}$$
(5)

Where  $\mu_n$ ,  $\mu_p$  are respective electron and hole mobilities, D<sub>n</sub> and D<sub>p</sub> are the diffusion coefficients of electrons and holes  $\nabla_n$ ,  $\nabla_p$  are the corresponding two dimensional concentration gradients of electrons and holes respectively. E is the electric field which is being applied. The equations of continuities demonstrate the carriers conservations in a particular volume element for the corresponding electrons and holes respectively.

$$\frac{\partial n}{\partial t} = GR_n + \frac{1}{q}\nabla J_n \tag{6}$$

$$\frac{\partial p}{\partial t} = GR_p - \frac{1}{q}\nabla J_p \tag{7}$$

The GR<sub>n</sub> and GR<sub>p</sub> usually describe the process of recombination-generation and  $J_n$ ,  $J_p$  are their respective current densities [12]. The EOT (Equivalent Oxide Thickness) is given as[13]

$$EOT = \frac{Ksio_2}{K_{High-k}} (T_{high-k})$$
(8)

Where  $K_{sio2}$ ,  $K_{High-k}$  are the respective dielectric constant of SiO<sub>2</sub> and the High-k dielectric and  $T_{high-k}$  represents the thickness of high-k material.

#### **4. DEVICE STRUCTURE**

The Double Gate MOSFET is shown below in Figure 1. This particular symmetrical structure consists of heavily doped n-type source and drain regions of length 24 nm. The structure contains a p-type doped Silicon channel of width 8nm. The polysilicon gates are separated from the silicon channel by an equivalent oxide layer with a power supply voltage VDD of 0.7V. In this paper in order to highlight the performance of DG-MOSFET device at channel length ( $L_G$ ) 12nm & 24 nm and effect of EOT, we have carried out simulations using three gate dielectrics SiO2, HfO<sub>2</sub> and ZrO<sub>2</sub>. The varying

Parameters are oxide thickness (1.5nm), channel length (12nm and 24nm) and dielectric constant using the same silicon channel width of 8nm. The values of Gate work function which is one of the most important parameters between high-k material and silicon substrate are 4.45eV and 4.9eV. The values of Dielectric constants used in this device are 3.9 for SiO<sub>2</sub> [14], 21.2 for HfO<sub>2</sub> [14] and 25 for ZrO<sub>2</sub> [15].




Figure1. Symmetrical DG structure of MOSFET

One of the vital parameters [16] between the high-k materials and silicon substrate is the conduction band offset (CBO). The values used are 3.1eV for SiO<sub>2</sub> [17], 1.4 eV for ZrO<sub>2</sub> [18] and 1.3 eV for HfO<sub>2</sub> [19]. The various parameters used for device in our simulations are summarized in Table1.

Table1. I	Different	Parameters	used t	for	device	simulation

Parameter	DG MOSFET	
Channel Doping	$10^{15}$ cm <sup>3</sup>	
Source and Drain Doping	$1 \times 10^{20}$ cm <sup>3</sup>	
Channel length (L <sub>G</sub> )	Varies from 12 to	
	24nm	
Oxide thickness	1.5nm	
Channel width	8nm	
Work function of	4.45eV,4.90eV	
metal gate		

### 5. **RESULTS AND DISCUSSION**

Using the proposed model, the  $I_D(V_{GS})$  curves having gate dielectrics as SiO<sub>2</sub>, HfO<sub>2</sub> and ZrO<sub>2</sub> for EOT=1.5nm at  $V_{DS}=V_{DD}=0.7V$  are plotted in Figures 2-4, respectively. These Figures shows the variations of the

Drain current with respect to gate voltage for DG MOSFET devices having different channel lengths 12 and 24nm.Some important parameters for device operation derived from I<sub>D</sub>(V<sub>GS</sub>) characteristics are summarized in Tables 2-4. These parameters usually includes DIBL, Sub threshold Slope, Threshold Voltage and Leakage current at V<sub>GS</sub>=0[18]. From the Table 2, it is clear that SiO<sub>2</sub> layer shows a leakage current density equal to 1.29  $\times$  10<sup>-6</sup> A/µm at V<sub>GS</sub>=0 V for a gate length of 24nm. However, a large decrease in Ioff current of 14 and 25 times is achieved when the conventional SiO<sub>2</sub> is replaced with HfO2 and ZrO2 as gate dielectric respectively. The large reduction in gate leakage current can be demonstrated by the fact that the use of a high-k gate material makes possible a thicker physical insulator [20], which reduces tunneling currents. The higher leakage current obtained from HfO<sub>2</sub> as compared to ZrO<sub>2</sub> can be explained with the fact that HfO2 has lower conduction Band offset as well as thinner physical thickness as compared with ZrO<sub>2</sub>. However, the injection of electrons from the inversion channel is characterized by the thickness of the insulator layer and its conduction band offset with respect to the silicon channel [20].





Figure2.  $I_{DS}$  versus  $V_{GS}$  curve of DGMOSFET with EOT= 1.5nm Gate Dielectric=SiO\_2,  $L_G{=}12nm,$  24nm, H=8nm,  $V_{DS}{=}0.7V,$   $N_a{=}1x10^{15}$ .



 $\begin{array}{l} Figure.4 \ I_{DS} \ Versus \ V_{GS} \ curve \ of \ DGMOSFET \ with \\ EOT = 1.5 \ nm. \ Gate \ dielectric=ZrO_2, \ L_G=12nm, \ 24nm, \\ H=8nm, \ V_{DS}=0.7V, \ N_a=1x10^{15} \end{array}$ 

From Table2-4, it is clear that Threshold voltage is Channel length dependent. With the increase in channel length (L<sub>G</sub>), Threshold voltage increases, due to increase in Work function from equation (1) which in turn results in decrease in Leakage current. Threshold voltage can be found from IDS - VGS curve using Constant current method. As far as Sub-threshold Slope (SS) is concerned, there is significant decrease in HfO<sub>2</sub> and ZrO<sub>2</sub> as compared to conventional SiO<sub>2</sub>. In case of HfO<sub>2</sub>, there is 46% and in ZrO2 its about 96% decrease in SS for length 24nm .But However in case of channel channel length 12 nm, there is 141% in HfO<sub>2</sub> and 172% in ZrO<sub>2</sub> decrease in Sub-threshold Slope as compared to Bulk SiO<sub>2</sub>. So, there is huge degradation of SS with the decrease in channel length .So, Sub-threshold characteristics are clearly better than SiO<sub>2</sub> which should be below 80 mV/dec as far as ITRS Recommendation [21] . As we decrease channel length from 24 to 12nm, there is some increase in DIBL, which is due to increase in threshold voltage for  $V_{DS}=0.05V$  and  $V_{DS}=0.7V$ .

Table2. Simulation results for DG MOSFET with SiO<sub>2</sub> as Gate Dielectric

Parameter	L <sub>G</sub> =24nm EOT=1.5nm	L <sub>G</sub> =12nm EOT=1.5nm
Sub-threshold	110	210
Slope(mV/dec)		
OFF(Current)A/µm	1.29e-06	3.035e-05
Threshold	0.17	0.15
Voltage(V)		
DIBL(eV)	0.0230	0.0235

Table3. Simulation results for DG MOSFET with HfO<sub>2</sub> as Gate Dielectric

Parameter	L <sub>G</sub> =24nm EOT=1.5nm	L <sub>G</sub> =12nm EOT=1.5nm
Sub-threshold	75	87
Slope(mV/dec)		
OFF(Current)A/µm	8.68e-11	5.02e-06
Threshold	0.16	0.14
Voltage(V)		
DIBL(eV)	0.0153	0.0160

 Table4. Simulation results for DG MOSFET with ZrO2

 as
 Gate Dielectric

Parameter	L <sub>G</sub> =24nm EOT=1.5nm	L <sub>G</sub> =12nm EOT=1.5nm
Sub-threshold Slope(mV/dec)	56	77.01
OFF(Current)A/µm	4.98e-11	2.36e-7
Threshold Voltage(V)	0.15	0.135
DIBL(eV)	0.0076	0.00769

# 6. CONCLUSION

In this paper, Double Gate structure and High-k Dielectric material are used to compare their performance with conventional SiO2 with respect to Short channel effects. With the decrease in channel length, threshold voltage decreases which results in increase in  $I_{off}$  current and DIBL as well as Sub-threshold Slope. But however, we can decrease these effects using High-k material like HfO2 and ZrO2 having high Work function. The Simulations were performed by 3-D TCAD COGENDA GENIUS Simulator which makes use of Drift-Diffusion model for respective transport of carriers. Using High-k Dielectric material having high work functions, there is significant decrease in  $I_{off}$  current, lowers Sub-threshold Slope, takes optimum value of DIBL and increase On current. So, in turn maximizing Ion/Io<sub>ff</sub> ratio.

#### 4. ACKNOWLEDGEMENT

Authers would like to thank to Dr, M.P. Puniya, Director NITTTR, Chandigarh. Dr. Maitrayee Dutta, HOD-ECE, NITTTR., Without their support and valuable guidance things would not have been practically possible. Also, We would like to thank Er. Amit Saini from COGENDA Genious for his precious technical support. At last we would like to thank our colleagues for giving their endless support.

#### 5. **REFERENCES**

- [1].Y.K. Choi, K. Asano, N.Lindert, V. Subramanian, T.J King, J.Bokor, and C.Hu, "Ultrathin-body SOI MOSFET for Deep-Sub-Length Micron Era,"IEEE Electron Device letters, Vol 21, No.5, pp.254,2000.
- [2] K.Uchida, H.Watanabe, a. Kinoshita, J.Koga, T.Numata, and S.I.Takagi, "Experimental study on carrier transport mechanism in ultrathin body SOI n and p MOSFETs with SOI Thickness less than 5 nm", IEEE Electron Devices Magazine Tech. Dig., pp. 47,2002
- [3] International Technology roadmap for semiconductors, 2009,online ITRS.net.
- [4] D.Sharma,R.Mehra, "Low Power,Delay Optimized Buffer Design using 70nm CMOS Technology", International Journal of Computer Applications, Vol.22,No.3,pp.13-18, 2011.
- [5] Alok Kushwaha,M.K Pandey, S.Pandeyand A.K Gupta, "Analysis of 1/f Noise in n-channel Double-Gate Fully-Depleted SOI MOSFET in n-Channel Double-Gate Fully-Depleted SOI MOSFET" International Journal Of Semiconductor Technology and science, Vol.5, No.3, pp.187-194, Sept. 2005
- [6] Tsood,R.Mehra, "Design a Low Power Half Subtarctor Using 90μm CMOS Technology", IOSR Journal of VLSI and Signal Processing,Vol.2,No.3,pp.51-56,2013.
- [7] H.C. Poon, L.D. Yau, R.L. Johnston, and D. Beecgam, "DC Model for short-channel IGFET's," in IEDM Tech. Dig.,pp.156-159,1974
- [8] Jean-Pierre Colinge, "Silicon-on-insulator Technology: Materials to VLSI", 2<sup>nd</sup> Edition, Kluwer, 1997.
- [9] K.K.Young, "Short-channel effect in Fully Depleted SOI MOSFETs", IEEE Transactions on Electron Devices, Vol.36, No.2,pp.3 99-402, Jan1989.
- [10] T.Tsuchiya, Y.Sato, M.Tomizawa, "Three Mechanisms determining short-channel effects in fully-depleted SOI MOSFETS", IEEE Transactions on Electron Devices, Vol.45, No.5, PP.1116-1121, 1998.

- [11] B. Yu,H.Wann, A.Joshi, Q.Xiang, E.Ibok, and M.R.Lin, "15nm Gate Length Planar CMOS Transistor," in Int. Electron Devices Meeting Tech. Dig. Pp. 937-939, 2001.
- [12] D. Rechem, S.Latreche and C.Gontrand, "Channel Length Scaling and the Impact of Metal Gate Work Function on the Performance of Double Gate-Metal Oxide Semiconductor Field-effect Transistors", Pramana J. Phys. Vol.72,No.3, Mrach 2009.
- [13] D.M. Caughey, R.E. Thomas, "Carrier Mobilities in Silicon Emperically Related to Doping and Field", IEEE Trans. Electron Devices, Vol.55,issue:12,pp.2192-2193,Dec.1967.
- [14]K.Cherkaoui, S.Monaghan, M.A. Negara, M.Modreanu, P.K. Hurley, D.O'Connell, S.McDonnell,G. Hughes, "Electrical, Structural, and chemical properties of HfO2 films formed by electron beam evaporation", Journal of Applied Physics, Vol.104, No.6, Oct. 2008.
- [15]V.R Chinchamalatpure, S.M. Chore, S.S. Patil, G.N. Chaudhari, International Journal of Modern Physics, Vol.3, pp.69-73, 2012
- [16]Slimani Samia, djellouli Bouaza, "High Dielectric Permitivity Impact On SOI Double Gate MOSFET", International Journal Of Microelectronics Engineering, Vol.32, pp.213-219, April 2013.
- [17] J.L. Ajay, M.Hirose, International Journal of applied Physics ,Vol.81,pp.1606, 1997.
- [18] S.Miyazaki, "Photoemission Study Of Energy Band Alignments and Gap State Density Distributions For High-k Gate Diectrics" J. Vac. Sci. Technol. Vol. B19, No.6, pp.2212-2216, 2001.
- [19] S.Sayan , E.Garfunkel, and S. Suzer, Applied Physics Letters, Vol. 80, pp.2135-2137,2002.
- [20] V.V. Afanasev, M.Houssa, S. Stesmans, Journal of Applied Physics, Vol.91,pp.3079, 2002
- [21] S. Slimani, B.Djellouli, "The Impact of High dielectric Permitivity of 2-D numerical modeling nanoscale SOI Double-Gate Mosfet using Nextnano simulator ,International Conference on Advances in Circuits, Electronics and Micro-electronics,pp.38-41, August 21,2011.