Polymorphic DWT Based on Lifting Method for Dynamic Image Compression

M. Nagabushanam¹, Dr P Kumar²

¹ Department of Electronics and Communication Engineering, MSRIT, Bangalore. India ² Department of ECE, KSR College of Engineering, Tiruchengode. India *Corresponding author: M. Nagabushanam

Discrete wavelet transform (DWT) is increasingly being used for advanced image and video processing, and computer graphics. DWT forms a significant part of the computations in the image/video compression algorithms and many image compression schemes based on DWT architecture are reported. Several hardware architectures reported in the literature fail to address the requirements of applications having a dynamic aspect. In this article, a Polymorphic Wavelet (poly - DWT) architecture is presented with dynamic hardware allocation and hardware reusability features. A filter switching architecture based on the lifting technique is presented for dynamically shifting between the Le – Gall's 5/3 and Daubechies 9/7 filters. A single design addresses the 5/3 as well as 9/ 7 filter implementation. Furthermore the design achieves a multiplier free implementation with a high clock frequency.

Keywords: *DWT, poly-DWT, dynamic hardware allocation, lifting, Le-Gall, Daubechies, 5/3, 9/7, coefficients.*

I. Introduction

Development of scalable encoders and reconfigurable hardware has enabled multimedia services over the embedded devices [1] [6] [25]. Multimedia data is bulky and to minimize the size of data encoders and compression techniques are used. Discrete wavelet transform (DWT) is increasingly being used for advanced image and video processing, and computer graphics [17].

DWT forms a significant part of the computations in the image/video compression algorithms and many image compression schemes based on *DWT* architecture are reported in literature [6] [15] [16] [18]. Reference [16] introduced the sub-band coding for highcompression using Embedded Zero-tree Wavelet (*EZW*) structures while [15] presented a more efficient *DWT* based encoding to improve Shapiro's *EZW* coding. Image and video compression have openly incorporated DWT in recent researches on motion [14], 3-D and 4-D sub band coding [7], [20]. Due to its features of higher compression ratio and scalability, DWT is increasingly becoming popular in compression application for audio and video. Research work carried out for compression and decompression using the DWT filters proved to be beneficial for multimedia applications. Based on the research findings the DWT filters are also incorporated in the *IPEG* standard [14] [24] [25]. The *IPEG* 2000 standard adopts the biorthogonal Le - Gall 5/3wavelet for lossless compression and the Daubechies 9/7 wavelet for lossy compression. There are two main approaches of implementing DWT the traditional convolutional based implementation [13] and the lifting based implementation [10] [3]. Research work presented in [3] [4] [5] [10] and [11] prove that the lifting scheme require fewer hardware resources and are efficient in terms of energy consumption and computation speed compared to the convolutional architecture. However, the computational complexities, hardware requirements are still a bottleneck for such systems [2] [3] [5]. Implementation of DWT algorithms in ASICs or FPGAs can accelerate the computations by exploiting the inherent parallelisms of ASIC's and FPGAs. Researchers have worked towards reducing the complexity using embedded systems and multiplier free architectures in ASIC's and FPGAs [3] [5] [18].

The major drawback of the existing *DWT* architectures is that they are unable to address the dynamic requirements of real time application such as tele-medicine, traffic monitoring, security surveillance systems etc. Research work presented in [8] [2] and [12] highlights the need for reconfigurable hardware architectures to address the dynamic requirements of real time applications. Many typical real-time applications of audio and video compression have requirement stems from the fact that these applications have an ideal low activity period followed by bursts of high activity periods. One such application is presented by [19] on distributed surveillance. In order to achieve a

tradeoff between the hardware resource utilization and the performance, it is necessary to have an intelligent allocation of hardware resources during run-time. This will enable the design fit to the needs of the application where the design can switch in real time from a lesser hardware and lesser performance to a higher performance design during high activity periods.

In this paper a novel Polymorphic Wavelet Architecture (ploy - DWT) is presented for DWTimplementation aimed to address the dynamic requirements in real time application. The architecture is the Le - Gall's 5/3based on and the Daubechies 9/7 DWT filters. The proposed design provides dynamic allocation of hardware resources based on the application requirements of low activity or high activity. Similar structures are reported in [2] and [12]. But the architectures presented in [2] and [12] are based on the conventional convolutional architecture. To improve the efficiency in terms of hardware resource utilization, compression and reconstruction quality the ploy - DWT adopts the lifting technique. In the ploy - DWT architecture the lifting coefficients for the Le - Gall 5/3 are primarily computed. To minimize hardware resources, the lifting coefficients of the Daubechies 9/7 DWT filters are derived from the Le - Gall 5/3 coefficients using a novel architecture presented in this paper. The implementation of the ploy - DWT can be done over ASICs and FPGA's and is multiplier free. The FPGA implementation is discussed in this paper.

The remaining manuscript is organized as follows. Section II discusses the related work and motivation. The theoretical background on the *DWT* algorithm and existing implementation are discussed in Section III. Section IV presents the proposed poly - DWT architecture with the required mathematical background for the design. Section V gives the simulation results for the poly - DWT implementation in Xilinx ISE and MATLAB. The comparisons with the existing architectures is also discussed in Section V. The conclusions drawn and the future work is presented in the last section of this paper.

II. RELATED WORK AND MOTIVATION

The use of DWT filters for efficient compression is well established and adopted in standards [24]. In [21] the authors have proposed a novel technique to rationalize the coefficients of 9/7 DWT filters that aid in efficient reconstruction and preserve biorthogonality. The results presented in [21] prove the improvement by 1.6% in reconstruction using the modified 9/7 DWTfilters. The VLSI implementations of DWT filters required large hardware resources (i.e. adders, multipliers, registersetc.) and computation. The use of B-spline factorization to simplify the hardware realization of DWT filters is proposed in [22]. Using the B-spline factorization reduction in the number of multipliers utilized for VLSI realizations is achieved in [22]. The major drawback of this system is than reduction in the number of adder's was not achieved. The results presented in [22] also prove that the lifting architecture usually requires fewer multipliers and adders than the convolution architectures. A multiplier less VLSI Architecture for 9/7 DWT filters is proposed in [23]. The work presented in [23] is one of the earliest attempts to correlate the coefficients of the Le - Gall's 5/3 and the Daubechies 9/7 DWT filters in hardware to reduce implementation complexity. The drawbacks of the architecture proposed in [23] is that it requires pre-computed 5/3 coefficients and is applicable to conventional architectures. To overcome the drawbacks of the above mentioned systems (that are predominantly microprocessor-based solutions) and for applicability to real time scenarios a Polymorphic Architecture for the DWT was first presented in [2]. The architecture proposed in [2] is multiplier free and the efficiency over original DWT filters is proved. A folded polymorphic architecture utilizing scheduling based algorithm to enhance the speed of the reconfigurable architecture is proposed in [12]. The work presented in [12] has no mention about the reconstruction quality or compression achieved in real time.

Based on the literature review presented, the work presented in [2] and [12] exhibits the nearest similarity to the work proposed in this paper. To improve performance and accounting for real time applicability the authors of this paper considered the use of lifting schemes in Poly - DWT architecture discussed in the subsequent sections of the paper.

III. BACKGROUND

1. Discrete Wavelet Transform

A1-DDWT decomposes a signal into low frequency and high frequency components. A single stage of image decomposition can be implemented by successive row and column wavelet transforms. One level of DWT operation, hence is composed of high and low pass filtering operations on row and column data separately followed by downsampling by a factor of 2. Each filtering operation generates redundant information which is removed by the downsampling operation. Typical one level of discrete wavelet transformation is represented in Fig. 1.



Fig. 1.Representation of one level of 1-DDWT operation.

Fig. 2.shows the block diagram representation of 2-DDWT. The signal is separately processed for the row and columns.



Fig. 2. Representation of one level of 2-DDWT operation

A 2-DDWT can be considered as a combination of two 1-DDWT in the x, and y directions. A 2-DDWT processor is designed by building 1-DDWT modules composed of high-pass and low-pass filters. These filters perform the convolution of filter coefficients and input data stream. After a one-level of 2-D discrete wavelet transform, the volume of image is decomposed into HH, HL, LH and LL signals as shown in Fig. 2.

Image compression applications mostly use the Le - Gall's 5/3 filter and the Daubechies 9/ 7 filter. These filters are also accepted as standard filters in the JPEG2000 standard. The JPEG2000 compression

standard uses the biorthogonal Le - Gall 5/3 wavelet for lossless compression and a *Daubechies 9/* 7 wavelet for lossy compression. Both the wavelets are from the family of Cohen-Daubechies-Feauveau (*CDF*) wavelets. The primary generator polynomial for the *CDF* wavelets is a B-spline. All the generators and wavelets in this family are symmetric. For every positive integer *A* there exists a unique polynomial $Q_A(X)$ of degree A - 1 satisfying the identity,

$$(1 - X/2)^{A}Q_{A}(X) + (X/2)^{A}Q_{A}(2 - X) = 1$$
⁽¹⁾

This polynomial is used for the construction of CDF wavelets with $Q_A(X)$ factorized as

$$Q_A(X) = q_{prime} (X)_{q_{dual}} (X)$$
⁽²⁾

Then, (3) form a biorthogonal pair of scaling sequences

$$a_{prim} (Z) = 2Z^{d} \left(\frac{1+Z}{2}\right)^{A} q_{prim} \left(1 - \frac{Z + \frac{1}{Z}}{2}\right)$$

$$q_{dual} (Z) = 2Z^{d} \left(\frac{1+Z}{2}\right)^{A} q_{dual} \left(1 - \frac{Z + \frac{1}{Z}}{2}\right)$$
(3)

For A = 2, we get the Le - Gall's 5/3 filter and A = 4 gives the Daubechies 9/7 filter as tabulated in Table 1.

Le - Gall' sfilter has low latency but provides lesser image compression. On the other hand, the bi-orthogonal *Daubechies* 9/7 filter has symmetric scaling and wavelet functions and has excellent image compression capabilities [24]. Another noteworthy comparison is that the image reconstruction quality is better in the case of Le - Gall's filter when compared to the *Daubechies* 9/7 filter proved in [24].

Table 1. CDFWavelet Construction.				
CLASS	А	$Q_A(X)$	$q_{prim}\left(X\right)$	$q_{dual}(X)$
Le – Gall's 5/3	2	1 + X	1	1 + X
Daubechies 9/7	4	$1 + 2x + 5/2X^2 + 5/2X^3$	1 – <i>cX</i>	$ \frac{1 + (c + 2)X}{+ (c^2 + 2c)} + \frac{5}{2}X^2 $

2. Convolutional versus Lifting Method

There are two main approaches of implementing a 1-D DWT: the traditional convolutional based implementation [13] and the lifting based implementation [10], [3].

A. Convolutional 1D DWT

In the conventional convolution based1-D DWT, two analysis filters, low pass (h) and high pass (g) are used. The data stream x[n] is decomposed into the low frequency and the high frequency signal components. The filtering operation is followed by the

The polyphase matrix is defined as:

downsampling operation which has to be done at the full sampling rate and half of the calculated coefficients have to be discarded due to redundancy. An improvement over this approach was made by the researches in the filter bank design where the execution was accelerated using a polyphase matrix of the filter bank instead of the conventional filtering-downsampling structure. In this case the downsampling is done prior to filtering and hence the requirement to compute redundant coefficients is negated. The polyphase components of the signal are filtered by the corresponding filter coefficients parallely.

$$E_0(z) = \begin{bmatrix} H_e(Z) & H_o(Z) \\ G_e(Z) & G_0(Z) \end{bmatrix}$$
(4)

The variables $H_e(Z)$ and $H_o(Z)$ denote the even and odd polyphase components of the low pass analysis filter and $G_e(Z)$ and $G_0(Z)$ denote the even and odd polyphase components of the high pass analysis filter. With the polyphase matrix, the wavelet decomposition for the signal can be expressed as:

$$\begin{bmatrix} LP(Z) \\ HP(Z) \end{bmatrix} = E_0(z) \begin{bmatrix} X_e(Z) \\ X_0(Z) \end{bmatrix}$$
(5)

The LP(Z) and HP(Z) denote the low resolution and the high resolution signal and $X_e(Z)$ and $X_0(Z)$ denote

the even and odd polyphase components of the signal stream. This method of convolutional 1-D *DWT* suffers from high computational complexity and requires higher memory resources.

B. Lifting based 1-D DWT

In lifting scheme, the polyphase matrix of DWT is factorized into elementary matrices which reduces the computational complexity of the transformation. For a perfect reconstruction filter pair(H, G), [10] proved that it is possible to factor the polyphase matrix $E_0(z)$ lifting steps as:

$$E(z) = \begin{bmatrix} K & 0\\ 0 & 1/K \end{bmatrix} \prod_{i=1}^{m} \begin{bmatrix} 1 & U_i(Z)\\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0\\ -P_i(Z) & 1 \end{bmatrix}$$
(6)

Where K is a constant and m is the number of predict and update steps.

The forward lifting scheme is depicted in Fig. 3 and consists of the following steps.

a. Decomposition:

This step splits a signal (of even length) into two sets of coefficients, with even index indicated by $even^{j+1}$ and odd index indicated by odd^{j+1} . This is called the lazy wavelet transform.

b. Prediction:

As the even and odd coefficients are correlated, we can predict one from the other. More specifically, a prediction operator P is applied to *even* coefficients and the result is subtracted from the *odd* coefficients to get the detail signal d^{j+1}



Fig.3.Lifting based 1-DDWT implementation [11]

c. Update:

An update operator U is applied to the odd coefficients and added to the even coefficients to define c^{j+1}

$$c^{j+1} = even^{j+1} + U(d^{j+1})$$
⁽⁸⁾

d. Scaling:

To ensure normalization, the approximation band c^{j+1} is scaled by a factor of *K*, and the detail band d^{j+1} by a factor of 1/K.

The defining equations for the lifting method are given by (9)-(11)

$$d_i^1 = \alpha [x_e(i) + x_e(i+1)] + x_0(i)$$

$$a_i^1 = \beta [d_i^1 + d_{i-1}^1] + x_e(i)$$
(9)

$$d_i^2 = \gamma(a_i^1 + a_{i+1}^1) + d_i^1$$

$$a_i^2 = \delta(d_i^2 + d_{i-1}^2) + a_i^1$$
(10)

$$Y_L = \zeta a_i^2$$

$$Y_H = (1/\zeta) d_i^2$$
(11)

Equation (9) gives the predict $(P1: d_i^1)$ and update $(U1: a_i^1)$ values for the first stage of lifting and (10) gives the predict and $(P2: d_i^2)$ update $(U2: a_i^2)$ values for the second stage of lifting. Equation (11) is the scaling equation.

The beauty of the lifting transform is that the inverse *DWT* transform can be implemented by simply computing from right to left and switching the signs of the predict and update operators and scaling factors. The lifting based *DWT* implementation is preferred because of the lower computational complexity and the flexibility offered in terms of factorization and perfect reconstruction property.

A comparison of Biorthogonal 9/7 filter

implementation using the convolutional and the lifting method [11] shows that the lifting architecture results in smaller and faster hardware with lower energy consumption compared to the convolutional architecture.

IV. Proposed poly - DWT Architecture

While the *Duabechies* 9/7 filter provides high compression performance, it also leads to a lossy compression. This results from the truncation of the irrational filter coefficientsin a fixed-point hardware implementation. *Le* – *Gall's* 5/3 filter provides an inferior but a lossless compression performance.

		_		_	
	α	β	γ	δ	ζ
Le – Gall's					
5/3 [4]	-1/2	1/4	0	0	1
Daubechies					
9/7 [9]	-1.58613	-0.05298	0.88291	0.4435	1.1496

In this article an poly - DWT architecture is proposed with features for dynamic allocation of hardware resources and switching between 5/3 and 9/7 wavelet structures in run-time. The proposed poly - DWT architecture has the following features.

A. Lifting Based Implementation:

The wavelet architectures for 5/3 and 9/7 filters is implemented using lifting scheme as against the convolutional implementation in [2].

B. Dynamic Resource Allocation:

The architecture provides features for dynamic allocation of resources to meet the requirements of the changing external conditions. The architecture can switch between the lossless 5/3 and the lossy 9/7 architecture during run-time.

C. Scaled Coefficients:

The filters design uses rounding and scaling of the coefficients. The advantage of this process is that the arithmetic units operate on integer samples and thus reduces complexity of the hardware.

The basic lifting method is described by the predict, update and the scaling equations operating on *even* and *odd* samples of the input data stream. The lifting coefficients for the Le - Gall 5/3 and *Daubechies 9/7 DWT* are tabulated in Table 2.

Basic lifting algorithm uses fractional coefficients and hence requires adders and multipliers to operate upon fixed/ floating point numbers. The proposed modified lifting method uses integer coefficients and hence the adders and multipliers used operate upon integers and are simpler to implement.

In the proposed poly - DWT method the Le - Gall 5/3 filter is implemented using the lifting approach. The equations for the lifting based Le - Gall DWT are given in (12).

$$HP[2n+1] = X[2n+1] - \left[\frac{X[2n] + X[2n+2]}{2}\right]$$

$$LP[2n] = X[2n] - \left[\frac{HP[2n-1] + X[2n+1] + 2}{4}\right]$$
(12)

Where X[.] are the signal samples, HP and LP are the high frequency and low frequency outputs. The division by 2 and 4 are realized using shift operations.

The *Daubechies filter* 9/7 has irrational coefficients which are tough to implement in hardware. Hence, a set of binary coefficients in close proximity of the *CDF* 9/7 filter are used for the hardware implementation [2]. The expressions for *high* and *low* outputs with the approximate coefficient values are given by (13).

$$high_{9/7}(i) = x(i) - \frac{9}{16}w_1 + \frac{1}{16}w_3$$

$$low_{9/7}(i) = \frac{23}{32}x(i) + \frac{1}{4}w_1 - \frac{1}{8}w_2 + \frac{1}{64}w_4$$
(13)

Where,

$$w_{0} = x(0)$$

$$w_{1} = x(i-1) + x(i+1)$$

$$w_{2} = x(i-2) + x(i+2)$$

$$w_{3} = x(i-3) + x(i+3)$$

$$w_{4} = x(i-4) + x(i+4)$$
(14)

The Daubehcies high and low outputs in terms of the Le - Gall 5/3 outputs are given by (15).

$$high_{97}(i) = \frac{1}{2} \times high_{53}(i) - \frac{1}{32} \times w_1 + \frac{1}{32} \times w_3$$

$$low_{97}(i) = low_{53}(i) - \frac{1}{32} \times w_0 + 1/64 \times w_4$$
 (15)

The proposed poly - DWT architecture for implementing 1-D DWT transform is presented in Fig. 4. The architecture uses the backbone of the basic lifting architecture for computing the Le - Gall 5/3 DWT. The Daubechies 9/7 DWT is computed by selecting the extra hardware resources as shown in Fig 4.



Fig.4. Proposed Lifting based 1-DDWT Implementation

The salient modifications proposed in the present architecture as compared to the conventional lifting architecture are as follows:

1. A single architecture implementation is used for both Le - Gall 5/3 and Daubechies 9/7 DWT allowing on the fly selection between the two transforms.

2. Daubechies 9/7 DWT computations are implemented in terms of Le - Gall 5/3 DWT allowing hardware sharing.

3. Multiplication and division operations are decomposed into shifting operations which reduces the requirement of multipliers.

4. The architecture uses integer lifting coefficients. Hence the adders and multipliers work on integer operands

5. The architecture can switch between Le - Gall 5/3 and *Daubechies* 9/7 DWT. By default Le - Gall 5/3 DWT is computed.

V. Implementation Results

This section presents quantitative results for the

performance of *Poly* – *DWT* architecture presented in this article. The proposed architecture is implemented on a XILINX XC5VLX30 FPGA hardware. The polymorphic *DWT* architecture is analyzed in terms of the image reconstruction and FPGA area considerations.

A. Image Reconstruction Quality

The proposed poly - DWT architecture was evaluated for different test images for the image reconstruction quality studies. The image reconstruction was achieved by forward and inverse poly - DWTarchitectures implemented in the same hardware. Results of the test are compiled in Table 3. The poly - DWT design achieves a good *PSNR* value for the test images in the range of 48 *dB* for *Le* - *Gall* 5/3 filter. As expected, because the *Daubechies* 9/7 filter gives a lossy compression, the*PSNR* value for the same test cases was poorer by a few dB. The results obtained are in correlation to the existing findings published in [24].

Table 3. Image reconstruction quality for the proposed $poly - DWT$ architecture				
Test Image	PSNR Le – Gall 5/3 (dB)	PSNR Daubechies 9/7 (dB)		
Lena	22.5	20.3		
Boat	23.5	21.4		
Elaine	48.1	45.7		
Cat	48.1	45.4		
Lake	46.2	44.3		
Pirate	48.2	46.1		

B.Synthesis Results

The synthesis results of proposed architecture are tabulated in Table 4. The poly - DWT architecture achieves a clock speed of 447MHz. As is obvious from the analytical equations, 9 adders are used. With the use

of approximated coefficients, the multiplication operations are carried out by shift operations and hence no dedicated multiplier is used. The static power consumption of the architecture is379mW.

Table 4. Synthesis results for the proposed poly - DWT architecture

Parameter	Value
Clock Speed	447MHz
Set up time	1.7ns
Hold time	3.48ns

Adders	9
Multipliers	0
Slice Registers	43
Slice LUTs	59
Power	379mW

A comparison of the proposed architecture with other designs reported in literature is summarized in Table 5. The design achieves the maximum clock rate of 447MHzwith minimum hardware requirements. The advantage of reduced hardware is due to the reusability of the hardware resources for 5/3 and 9/7 implementation.

It is also imperative to present a comparison of our work with one of the similar works reported in literature in [12]. The following paragraphs present the comparison.

1.Our work presents the results of the actual hardware implementation of the proposed architecture on XILINX XC5VLX30 FPGA hardware, whereas, the referred work in [12] has presented the results based on the simulation studies using Modelsim and Quartussoftware's.

2.In our work, dedicated adders are used for all addition operations as against thescheduling based implementation in [12]. The result ofnot scheduling and utilizing dedicated hardware is an increase in the operationspeed of the DWT core at the expense of an increase in the power consumption. This is evident from the presented results as well (Power: [12] 50mW, Our work 380mW, Speed: [12] few MHz, Ourwork 447MHz). The higher speed of operation is also achieved due to the lifting architecture used for the 5/3 filter implementation.

3.Our work, presents the compression performance of the poly - DWT core for some standard test images. The image reconstruction results are presented in Table 3. The results hence support the claims presented in the paper and also earmark, the difference between 5/3 and 9/7 image reconstruction. No such details are available in the referred work.

Table 5. Comparison of proposed architecture with other designs							
Features	Proposed	Dau bechi es 9⁄7	[2]	[21]	[11]	[22]	[23]
Clock Speed (MHz)	447	107	389	-	-	-	200
Adders	9	15	9	19	15	8	19
Multipliers	0	9	0	0	0	4	0
Slice Registers	43	144	208	-	-	-	-
Slice LUTs	59	80	175	-	-	-	-
PSNR	А	А	В	С	С	А	В
Reconfiguration	Y	Ν	Y	Ν	Ν	Ν	Y

Reference [12]				
Parameter	Proposed	[12]	Comment	
DWT implementation scheme	Lifting based 5/3 implementation	Folded architecture with scheduling algorithm	Lifting architecture results in a higher speed of operation	
Hardware Utilization	Adders:9 LUTs:59 Registers:43	Adders:9 LUTs:172 Data Not Available	Our work uses lesser hardware	
Speed	447 MHz	16µs	Our work has a much better speed performance	
Hardware implementation	XILINX XC5VLX30 FPGA	Simulation only	Our results are based on actual hardware implementation as against the simulation results of the referred work	
Image reconstruction results	Presents the PSNR performance of the reconstructed image using the proposed design for DWT and IDWT architectures	NO such data presented	The referred work lacks in sufficient information supporting the performance of their architecture in imagecompress ion and decompression	

Table 6.Comparison of proposed	poly - DWT architecture with
Referen	nce [12]

4.We have achieved a faster operation than the referred work [12] with the same number of adders and lesser number of LUTs.

5.Our work is compared with the similar works discussed in paper. The comparison results are presented in Table 5 and 6. Based on the results it can be concluded that the proposed poly - DWT architecture is better in terms of the lower hardware resource requirements, higher speed. Noteworthy image reconstruction quality is also observed in the proposed poly - DWT architecture.

VI. Conclusions

In this article apoly - DWT architecture for the implementation Le - Gall 5/3of and Daubechies 9/7 filters is presented. The concept of hardware reusability, dynamic allocation and the lifting scheme adoption are the salient features of the architectures proposed by the authors. The hardware dynamic allocation ensures on the fly switch over from Le - Gall'scomputation to **Daubechies** computation with some finite latency. The Le –

Gall hardware is used as it is in the Daubechies implementation, the hardware resources requirements are dramatically reduced. The concept of approximate filter coefficients as proposed in [2] was also used to simplify the adder implementation. Also, the design achieves a multiplier less implementation as the multiplication operations are carried out using shift operations. The proposed design achieves a clock frequency of 447 MHz and a good PSNR performance for both Le - Gall and Daubechies filters.A comparison with the similar works reported in the literature is presented in Table 5 and 6. It is evident from the comparisons that the proposed design is superior in terms of the hardware performance as well as PSNR performance.

As a future work, the design can be extended for "bit width" switching as proposed in [2].

References

[1] D. Lie, K. Chae, and S. Mukhopadhyay, "Analysis of the Performance, Power, and Noise Characteristics of a CMOS Image Sensor With 3-D Integrated Image Compression Unit," IEEE Trans. Compon. Packag.Manuf. Technol., vol.4, no.2, Feb. 2014, pp.198-208.

- [2] A. Pande and J. Zambreno, "Poly-DWT: polymorphic wavelet hardware support for dynamic image compression," ACM Transactions on Embedded Computing Systems., vol. 11, no.1, Mar. 2012, pp.6.
- [3] Yusong Hu, and ChingChuen Jong, "A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT," IEEE Trans. Signal Process., vol. 61, no.20, Oct. 2013, pp.4975-4987.
- [4] M.E.Angelopoulou et al. "Implementation and comparison of the 5/3 lifting 2D discrete wavelet transform computation schedules on FPGAs," J Signal Process Sys., vol. 51, no.1, Apr. 2008, pp.3–21.
- [5] A. Darji, et al., "Dual-Scan Parallel Flipping Architecture for a Lifting-Based 2-D Discrete Wavelet Transform," IEEE Trans. Circuits Syst.II., vol.61, no.6, June.2014, pp.433-437.
- [6] M. Alam, et al. "Efficient distributed arithmetic based DWT architecture for multimedia applications," System-on-Chip for Real-Time Applications, 2003. Proceedings. The 3rd IEEE International Workshop on, vol., no.,2003 pp.333-336
- [7] S.J. Choi and J.W.Woods, "Motion-compensated 3-D subband coding of video," IEEE Trans. Image process., vol.8, no.2, Feb 1999, pp.155–167.
- [8] D. Stroobandt, et al., "Reconfigurable hardware for a scalable wavelet video decoder and its performance requirements", In Computer Systems: Architectures, Modeling, and Simulation, D. Stroobandt, et al, Springer, Volume 3133, 2004, pp 203-212.
- [9] A. Das, A. Hazra, and S. Banerjee, "An Efficient Architecture for 3-D Discrete Wavelet Transform," IEEE Trans. Circuits Syst. Video Technol., vol.20, no.2, Feb. 2010, pp.286–296.
- [10] I. Daubechies and W. Sweldens, "Factoring wavelet transforms into lifting steps," J. Fourier Anal. Appl., vol. 4, no.3, Sep. 1998, pp. 247–269.
- [11] K.A. Kotteriet al., "A comparison of hardware implementations of the biorthogonal 9/7 DWT: convolution versus lifting," IEEE Trans. Circuits Syst.II., vol. 52, no.5, May. 2005, pp. 256–260.
- [12] R. Lavanya, and B. Saranya, "High Speed, Low Complexity, Folded, Polymorphic Wavelet Architecture Using Reconfigurable Hardware," Int. J. Comput. Appl. T., vol. 2, no.5, June 2010, pp. 1-4.
- [13] S.G.Mallat, "A theory for multiresolution signal decomposition: the wavelet representation," IEEE Trans. Pattern Anal. Mach. Intell., vol.11, no.7, July. 1989, pp.674–693.
- [14] R. Qiu and W. Yu, "An efficient quality scalable motion-JPEG2000 transmission scheme" Washington University, Department Of Computer Science, WUCS-01-37,2001, pp. 1-9.
- [15]A.Said, and W.A.Pearlman, "An image multiresolution representation for lossless and lossy compression," IEEE Trans. Image Process., vol. 5, no.9, Sep. 1996, pp.1303–1310.
- [16] J.M.Shapiro, "Embedded image coding using zerotrees of wavelet coefficients," IEEE Trans. Signal Process., vol. 41, no.12, Dec. 1993, pp.3445–3462.
- [17] T.Y Sung, H.CHsin, Y.-S. Shieh, and C.-W. Yu, "Low-Power

Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters," Parallel and Distributed Computing, Applications and Technologies, 2006. PDCAT '06. Seventh International Conference on , vol., no.,2006, pp.185-190

- [18] Jian-aoLian; Yonghui Wang, "Energy Preserving QMF for Image Processing," IEEE Trans. Image Process., vol.23, no.7, July 2014, pp.3166,3178.
- [19] P. Kumar, A. Mittal and P. Kumar, "Fusion of thermal infrared and visible sprectrum video for robust surveillance". Proceedings of the 5th Indian Conference on Computer Vision, Graphics and Image Processing (ICVGIP '06), Volume 4338, 2006, pp 528-539
- [20] W.Yang, et al., "4-D wavelet-based multiview video coding," IEEE Trans. Circuits Syst. Video Technol., vol.16, no.11, Nov 2006, pp. 1385-1396.
- [21] D. Tay, "Rationalizing the coefficients of popular biorthogonal wavelet filters," IEEE Trans. Circuits Syst. Video Techno., vol. 10, no.6, Sep. 2000, pp.998–1005.
- [22] C.-T. HUANG, P.-C. TSENG,, AND L.-G. CHEN, "VLSI architecture for discrete wavelet transform based on B-spline factorization". In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS).IEEE,2003, pp.346–350.
- [23] M. Martina, AND G. Masera, "Multiplierless, folded 9/7 5/3 wavelet VLSI architecture," IEEE Trans.Circuits Syst. II., vol. 54, no.9, Sep. 2007, pp.770–774.
- [24] C. Christopoulos, A. Skodras, and T. Ebrahimi, "The JPEG2000 still image coding system: an overview," IEEE Trans. Consum. Electron., vol.46, no.4, Nov 2000, pp.1103-1127.
- [25] X. Zhao, A.T. Erdogan, and T. Arslan, "High-Efficiency Customized Coarse-Grained Dynamically Reconfigurable Architecture for JPEG2000 IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.21, no.12, Dec. 2013, pp.2343, 2348.