An Effective Design of 128 Point FFT/IFFT Processor UWB Application Utilizing Radix (16+8) Calculation

An Effective Design of 128 Point FFT/IFFT Processor UWB Application Utilizing Radix - (16+8) Calculation

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2016 by IJETT Journal
Volume-36 Number-5
Year of Publication : 2016
Authors : N.Pritha, D.Kalaiyarasi
DOI :  10.14445/22315381/IJETT-V36P243

Citation 

N.Pritha, D.Kalaiyarasi"An Effective Design of 128 Point FFT/IFFT Processor UWB Application Utilizing Radix - (16+8) Calculation", International Journal of Engineering Trends and Technology (IJETT), V36(5),233-238 June 2016. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract
In this paper, we present a 128-point FFT/IFFT processor for ultrawideband (UWB) systems. The proposed FFT is developed based on the higher radix -24. It reduces computational complexity and hardware requirement compared to conventional radix -2 FFT. Since the proposed pipelined architecture for 128-point FFT is designed using mixed-radix (16+8) multipath delay feedback (MRMDF). The proposed multi data-path scheme improves the through put rate significantly. In addition to that, the hardware costs of memory and complex multipliers in MRMDF are further reduced by means of the delay feedback and the data scheduling approach. The implementation of mixed radix algorithm is more area efficient than the conventional radix-2 algorithm.

 References

[1] Y. W. Lin, H. Y. Liu, and C. Y. Lee, ?A dynamic scaling FFT processor for DVB-T applications, IEEE J. Solid- State Circuits, vol. 39, no. 11, pp. 2005–2013,Nov. 2004.
[2] S. He and M. Torkelson, ?Design and implementation of a 1024-point pipeline FFT processor, in Proc. IEEE Custom Integr. Circuits Conf. (CICC’98), May 1998, pp. 131–134.
[3] S. He and M. Torkelson, ?Designing pipeline FFT processor for OFDM (de)modulation, in Proc. IEEE URSI Int. Symp. Signals, Syst. Electron,Sep. 1998, pp. 257–262.
[4] Y. Jung, H. Yoon, and J. Kim, ?New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications, IEEE Trans. Consum. Electron., vol. 49, no. 1, pp. 14–20, Feb. 2003.
[5] P. Duhamel and H. Hollomann, ?Split radix FFT algorithm, Electron. Lett., vol. 20, no. 1, pp. 14–16, Jan. 1984.
[6] D. Takahashi, ?An extended split-radix FFT algorithm, Electron. Lett., vol. 8, no. 5, pp. 145–147, May 2001.
[7] R. Wu and F. J. Paoloni, ?The Structure of vector radix fast Fourier transforms, IEEE Trans. Acoust., Speech, Signal Process., vol. 37, no. 9, pp. 1415–1424, Sep. 1989.
[8] J. Ja’Ja’ and R. M. Owens, ?An architecture for a VLSI FFT processor,VLSI J. Integr. , vol. 1, no. 4, pp. 305–316, 1983.
[9] H. S. Lee, ?Systolic array architecture for VLSI FFT processor, Int. J.Mini Microcomput., vol. 6, no. 3, pp. 49– 54, 1984.
[10] H. Stone, ?Parallel processing with the perfect shuffle, IEEE Trans. Comput., vol. C-20, no. 2, pp. 153–161, Feb. 1971.
[11] L. R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice- Hall, 1975.
[12] E. Swartzlander, V. K. W. Young, and S. J. Joseph, ?A radix 4 delay commutator for fast Fourier transform processor implementation, IEEE J. Solid-State Circuits, vol. SC-19, no. 5, pp. 702–709, Oct.1984.
[13] W.-C. Yeh and C.-W. Jen, ?High-speed and low-power split-radix FFT, IEEE Trans. Acoust., Speech, Signal Process., vol. 51, no. 3, pp.864–874, Mar. 2003.
[14] J.Garcia, J.A.Michel and A.M.Buron,Vlsi configurable delay commutator for a pipeline split radix FFT architecture, IEEE Trans. Signal Process, vol. 47, no.11 Nov. 1999, pp.3098–3107.
[15] J. O’Brien, J. Mather, and B. Holland, ?A 200 MIPS single-chip 1 k FFT processor, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol.36, 1989, pp. 166– 167.
[16] B. M. Bass, ?A low-power, high-performance, 1024-point FFT processor, IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 380–387, Mar.1999.
[17] K. Maharatna, E. Grass, and U. Jagdhold, ?A 64-point fourier transformchip for high-speed wireless lan application using OFDM, IEEEJ. Solid-State Circuits, vol. 39, no. 3, pp. 484–493, Mar. 2004.
[18] Y-W.Lin, H.Y.Liu, and C-Y.Lee,A 1GS/s FFT/IFFT processor for UWB applications, IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1726–1735, Aug.2005.

Keywords
Fast Fourier transform (FFT), Orthogonal frequency division multiplexing (OFDM), Ultrawideband(UWB), Mixed-radix multipath delayfeedback (MRMDF).