Area Efficient Carry Select Adder (AE-CSLA) using Cadence Tools
Citation
Gagandeep Singh , Chakshu Goel. "Area Efficient Carry Select Adder (AE-CSLA) using Cadence Tools", International Journal of Engineering Trends and Technology (IJETT), V10(10),492-495 April 2014. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group
Abstract
To perform fast addition operation, CSLA is one of the fastest adders used in many data-processing processors. Analyzing the structure of Regular CSLA (R-CSLA) and Modified CSLA (M-CSLA), there is a scope to reduce the area further. This work uses a simple gate level modification and a modified XOR gate is proposed to be used in the circuit. Based on this modification, 16-bit Area Efficient CSLA (AE-CSLA) is designed which provides 32% reduction in area when compared with R-CSLA and 12.5% reduction in area when compared with M-CSLA. This work is implemented in CADENCE VIRTUOSO using 180nm CMOS process technology.
References
[1] O.J. Badrij, “Carry-select Adder” IRE Transaction Electronics Computers, pp 340-344, 1962.
[2] T.Y. Chang and M.J. Hsiao, “Carry select adder using single ripple-carry adder,”Electronics Letters,vol.34,no.22,pp.2101–2103,Oct.1998.
[3] Y. Kim and L.S. Kim,“64-bit carry-select adder with reduced area” Electron. Lett., vol.37, no.10, pp.614–615, May2001.
[4] B. Ramkumar and Harish M Kittur,” Low-Power and Area-Efficient Carry Select Adder”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 20, NO. 2, February 2012.
[5] B. Ramkumar, H. M. Kittur, and P. M. Kannan, “ASIC implementation of modified faster carry save adder,” Eur. J. Sci. Res., vol. 42, no. 1, pp. 53–58, 2010.
[6] Y. He, C.H. Chang and J. Gu,”an area efficient 64-bit sqrt carry-select adder for low power applications,” in Proc. IEEE. Int. Symp. Circuits Syst., 2005, vol.4pp. 4082-4085.
[7] www.cadence.com
Keywords
Binary to Excess-1 converter (BEC), Carry Select Adder(CSLA), Multiplexer(MUX), Ripple Carry Adder(RCA), Exclusive OR(XOR).