A Low Power VLSI Design of an All Digital Phase Locked Loop
|International Journal of Engineering Trends and Technology (IJETT)|
|© 2014 by IJETT Journal|
|Year of Publication : 2014|
|Authors : Nakkina Vydehi , A. S. Srinivasa Rao
Nakkina Vydehi , A. S. Srinivasa Rao. "A Low Power VLSI Design of an All Digital Phase Locked Loop", International Journal of Engineering Trends and Technology (IJETT), V16(6),288-292 Oct 2014. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group
Phase locked loop is a familiar circuit for high frequency application and very short interlocking time. In this paper we have implemented and analysed All Digital Phase locked loop (ADPLL), as the present applications requires a low cost , low power and high speed Phase locked loops. The design is synthesized in Xilinx ISE software. This work Implements an ADPLL with Nyquist rate phase detector which is basically a digital multiplier, simulation results proves a very high speed of operation for low frequency ranges and resource utilization on FPGA proves the structure simpler.
 Phase-Locked Loops: Design, Simulation & Applications By Roland E. Best, 4th Edition, McGraw-Hill Professional Engineering.
 Martin Kumm, HaraldKlingbeil, Peter Zipf, “An FPGA Based Linear All-Digital Phase-Locked Loop”, IEEE Trans. on Circuits and Systems 57-I(9): 2487-2497 (2010).
 Kwang-Jin Lee, Hyo-Chang Kim, Uk-Rae Cho, Hyun- GeunByun, Suki Kim, “A Low Jitter ADPLL for Mobile Applications”, IEICE Transactions 88-C(6), 1241-1247 (2005)
 Nursani Rahmatullah “Design of All Digital FM ReceiverCircuit”, Institute Technology Bandung, Indonesia, March  VHDL: Programming By Example by Douglas L. Perry - McGraw-Hill Professional, 2002.
 Xilinx Spartan 3 FPGA Complete Data Sheet. http://direct.xilinx.com/ bvdocs/publications/ds001.pdf.
 Xilinx Software Manuals and Help for Xilinx ISE CAD Tools http://www.xilinx.com/support/sw_ manuals/xilinx5/index.htm.
 Digital Signal Processing with Field Programmable Gate Arrays by Uwe Meyer-Baese, Springer-Verlag publishers
 Using FPGAs for DPLL Applications, Actel Programmable Logic Solutions http://www.actel.com /documents/s04_18.pdf.
 S. Walters and T. Troudet, “Digital Phase-Locked Loop with Jitter Bounded”, IEEE Transactions on Circuits and Systems, Vol. 36, No. 7, July 1989.C. Rowen, “Reducing SoC Simulation and Development Time,” IEEE Computer, vol.35, no.12, December 2002, pp.29-35.
ADPLL, DCO, FPGA, Loop Filter, Phase Detector, PLL, wireless communications, Xilinx