Novel 5 Level Cascaded H-Bridge Multilevel Inverter Topology
|International Journal of Engineering Trends and Technology (IJETT)||
|© 2015 by IJETT Journal|
|Year of Publication : 2015|
|Authors : AbhishekThakur, RejoRoy, T.V.Dixit
|DOI : 10.14445/22315381/IJETT-V24P248|
AbhishekThakur, RejoRoy, T.V.Dixit"Novel 5 Level Cascaded H-Bridge Multilevel Inverter Topology", International Journal of Engineering Trends and Technology (IJETT), V24(5),272-274 June 2015. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group
This paper represents Novel 5 level cascade H-bridge multilevel inverter using only 6 switches and two DC power source. The main aim of this paper is to increase number of levels with Reduced Number of Switches and Sources at the output without adding any complication to the power circuit. The main aim of the novel topology is to decrease the lower whole harmonic distortion and high output voltage. In this paper pulse width modulation technique is used to implement this topology which can minimize the total harmonic distortion and enhances the output voltages. The hardware of multilevel Inverter circuits has been done using Proteus-7.8 software. An AVR (ATmega16) microcontroller is used to generate pulses for controlling the multilevel inverter circuit and result are show in DSO (digital Storage Oscilloscope).
 R. H. Baker R. H. and L. H. Bannister L. H.1975. “Electric
Power Converter,” U.S. Patent 3 867 643.
 Du Z., Tolbert L.M., Chiasson J. N., and Özpineci 2006. “A Cascade Multilevel Inverter Using a Single DC Source” 0- 7803-9547-6/06 IEEE.
 Thongprasri P. 2011. “A 5-Level Three-Phase Cascaded Hybrid Multilevel Inverter”, International Journal of Computer and Electrical Engineering, Vol. 3, No. 6.
 Govindaraju C. and Baskaran K. 2011. “Efficient Sequential Switching Hybrid-Modulation Techniques for Cascaded Multilevel Inverters” IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 26, NO. 6.
 Kavitha M., Arunkumar A., Gokulnath N., Arun S. 2012. “New Cascaded H-Bridge Multilevel Inverter Topology with Reduced Number of Switches and Sources”, IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) ISSN: 2278-1676 Volume 2, Issue 6 (Sep-Oct. 2012), PP 26-36.
 Wang D., DaiH.and Sun Z.,2013. “Design and Simulation of Gate Driver Circuit Using Pulse Transformer”, IJCSI International Journal of Computer Science Issues, Vol. 10, Issue 2, No 2.
 Mariethoz S. 2013. “Systematic Design of High-Performance Hybrid Cascaded Multilevel Inverters With Active Voltage Balance and Minimum Switching Losses” IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 7.
Young C., Chu N., Chen L., Yu-Chih Hsiao Y., and Li C.2013. “A Single-Phase Multilevel Inverter With Battery Balancing” IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 60, NO. 5, MAY 2013.
 Babaei E., Laali S. and Alilu S.,2014. “Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units” IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 61, NO. 12.
Gautam S. and Gupta R. 2014. “Switching Frequency Derivation for the Cascaded Multilevel Inverter Operating in Current Control Mode Using Multiband Hysteresis Modulation” IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 29, NO. 3.
Cascaded H- bridge multilevel inverter, phase pulse width modulation, Proteus7.8/Simulink software, reduced switches and sources.