Area & Speed Efficient CIC Interpolator for Wireless Communination Application

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2016 by IJETT Journal
Volume-34 Number-5
Year of Publication : 2016
Authors : Hansa Rani Gupta, Rajesh Mehra
DOI :  10.14445/22315381/IJETT-V34P248


Hansa Rani Gupta, Rajesh Mehra "Area & Speed Efficient CIC Interpolator for Wireless Communination Application", International Journal of Engineering Trends and Technology (IJETT), V34(5),235-239 April 2016. ISSN:2231-5381. published by seventh sense research group

The aim of this paper to design and present a CIC Interpolator for SDR based wireless communication system. SDR system can provide a feasible solution which will be able to perform different function at different time on same hardware. Other requirements are high speed, improved area and low power consumption. The designing & implementation of Cascaded Integrator Comb Interpolator Filter with embedded look up tables increase speed as well as decrease the resources on FPGA’s target devices. The purposed CIC filter executes SRC efficiently using only adders & subtracts building it smart for SDR system. It will greatly enhance system performance and also cost which can be accomplished by reducing the immediate storage element and increase the reliability of the system. The CIC interpolator has been designed with MATLAB2013a, simulated with ISE Simulator, synthesis is done with XST, and implement on Spartan-3E XC3s500e-4fg320 target device. The planned design can be operated at an estimated frequency of 276.060 MHz by using very less resources available on FPGAs to offer useful solution for communication systems.


[1] Rajesh Mehra, “FPGA Design of Optimized CIC Interpolator for DSP Based Wireless Communication System,” the Journal of managemant computer science & Journalism, Vol. 5, pp. 43-46, Dec 2010.
[2] Rajesh Mehra, Sumana Chatterjee “FPGA Based Design of CIC Interpolator using Embedded LUT Structure,” ISP journal of Electronics Engineering, Vol. 1, pp. 1-4, October 2011.
[3] B.Venketnagarjuna, K Ch Pratap Kumar M, “VhDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filter for Ultra High Speed Wideband Rate Conversion,” Vol. 2, pp. 380-386, 2014.
[4] S, Meenakshi, Mrs P Uma, “Digital Up/Down Converter Design & VlSI Implementation for Interpolator ?Decimators,” International Journal of Emerging Technology & research, Vol. 1, No.11, pp. 876-880, June 2014.
[5] Rajesh Mehra, Swapna Devi, “Area Efficient & Cost Effective Pulse Shaping Filter for Software Radios,” International Journal of Ad hoc, Sensor & Ubiquitous Computing, Vol. I, No.3, pp. 85-91, Sep 2010
[6] Rajesh Mehra, Rashmi Arora, “FPGA Based Design of High-speed CIC Decimator for Wireless Applications,” International Journal of Advanced Computer Science and Applications, Vol.2, No.5, pp. 71-75, 2011.
[7] Martuthi G B, Saleem Malik S, S P Prashnth Kumar, Pratap M S, “implementation of High performance DUC and DDC for Software Defined Radio Applications,” International Journal of Computer Application, Vol. 110, No.6, pp. 23-25, Jan 2015.
[8] Rajesh Mehra, Swapna Devi, “ Efficient Hardware Co- Simulation of Down Converter for Wireless Communication Systems,” International Journal Of VLSI Design & Communication Systems, Vol. I,No.2, pp. 13-21, June 2010.
[9] Eugene B. Hogenauer, “An Economical Class Of Digital Filter for Decimation and Interpolation” IEEE Transactions on Acoustics, speech, and Signal processing, vol.ASSp-29, No. 2, pp. 155-162, April 1981.
[10] N. Khouja, K. Grati, A. Ghazel, “Low power FPGA-Based Implementation of Decimating Filters for Multi-Standard Receiver,” International Conference on Design and Test of Integrated Systems in Nanoscale Technology, pp.10-14, Sept. 2006.
[11] Santhosh Y N, Namita Palacha, Cyril Prasanna Raj, “Design and VLSI Implementation of interpolators/decimators for DUC/DDC”, Third International Conference on Emerging Trends in Engineering and Technology, pp-756-759, 2010.
[12] Rajesh Mehra, S S Pattnaik, “Reconfigurable Design of GEM Digital Down Converter for Enhanced Resource Utilization,” International Journal of Computer Application, Vol. 57, No.11, pp. 41-47, Nov 2013.
[13] F. Sheikh and S. Masud, “Improved Factorization for Sample Rate Conversion in Software Radios,” IEEE International Symposium on Circuits and Systems, pp. 2526–2529, May 2007.
[14] Rajesh Mehra, Swapna Devi, “ FPGA Implementation of high Speed Pulse Shaping Filter for SDR Application,” Recent trends in Networks and Communication, Vol. 90, pp. 214-222, 2010.
[15] T.K. Shahana, B.R. Jose, R.K. James, K.P. Jacob and S. Sasi, “Dual-Mode RNS Based Programmable Decimation Filter for WCDMA and WLAN,” IEEE International Symposium on Circuits and Systems, pp.952-955, 2008.

CIC Filter, NGN, LUTs, 5G, SRC, SDR, FPGA.