A Efficient Low-Power High Speed Digital Circuit Design by using 1-bit GDI Full Adder Circuit

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2016 by IJETT Journal
Volume-36 Number-3
Year of Publication : 2016
Authors : Rohit Tripati, Paresh Rawat
DOI :  10.14445/22315381/IJETT-V36P229


Rohit Tripati, Paresh Rawat"A Efficient Low-Power High Speed Digital Circuit Design by using 1-bit GDI Full Adder Circuit", International Journal of Engineering Trends and Technology (IJETT), V36(3),155-160 June 2016. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

To achieve low power consumption with less area, static CMOS logic styles has become the most suitable design approach for the past three decades. New designs of GDI based basic digital (AND, OR, XOR) gates are presented using single pass transistors to improve proper swing level of the output waveform of GDI gates. The new design of basic gates with combination pass transistor and GDI logic form a hybrid GDI technique. In such designs of hybrid GDI gates, pass transistors are activated only in cases where threshold drop occurs at the output. In this paper we presented a new 13T full adder design based on hybrid –CMOS logic design style. Proposed new design is compared with some existing designs for power consumption, delay, PDP at various frequencies viz 10 MHz, 300 MHz and 1 GHz. From the simulation results, it is observed that, hybrid GDI based digital circuits consumes less power, delay and area as compared to static CMOS based circuits. Proposed technique shows less power dissipation and less propagation delay as compared to existing GDI technique with slight increase in area. it shows less power and less delay with about 60% area increase as compared to basic GDI.


[1] U. Ko, P. Balsara, and W. Lee, “Low-power design techniques for high-performance CMOS adders,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 3, no. 2, pp. 327–333, Jun. 1995.
[2] A. Shams, T. Darwish, and M. Bayoumi, “Performance analysis of low power 1-bit CMOS full adder cells,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 1, pp. 20–29, Feb. 2002.
[3] M. Alioto and G. Palumbo, “Analysis and comparison on full adder block in submicron technology,” IEEE Trans. Very Large Scale (VLSI) Syst., vol. 10, no. 6, pp. 806–823, Dec. 2002.
[4] P. J. Song and G. De Micheli, “Circuit and architecture trade-offs for high-speed multiplication,” IEEE J. Solid- State Circuits, vol. 26, no. 9, pp. 1184–1198, Sep. 1991. [5] A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design. Norwell, MA: Kluwer, 1995.
[6] Z. Wang, G. Jullien, and W. C. Miller, “A new design technique for column compression multipliers,” IEEE Trans. Comput., vol. 44, no. 8, pp. 962–970, Aug. 1995.
[7] R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 32, pp. 1079–90, July 1997.
[8] Vahid Foroutan, Mohammad Reza Taheri, Keivan Navi, Arash Azizi Mazreah “ Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style”,Integration, the VLSI Journal, Vol.47,no.1, pp 48-61 January 2014.
[9] R. Uma and P. Dhavachelvan, ”Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits”, Proc. Of ICCCS, vol. 6, pp. 74-81, 2012.
[10] Nabiallah Shiri Asmangerdi, Javad Forounchi, Kuresh Ghanbari,“ A New 8- Transistors Floating Full-Adder Circuit”, 20th Iranian Conf. Electrical Engineering, (ICEE2012), May-2012.
[11] M. Zhang, J. Gu, and C. H. Chang, “A novel hybrid pass logic with static CMOS output drive full-adder cell,” in Proc. IEEE Int. Symp. Circuits Syst., May 2003, pp. 317– 320.
[12] S. Goel, Ashok Kumar and M. A. Bayoumi, “Design of robust, energy efficient full adders for deep-submicrometer design using Hybrid-CMOS logic style”, IEEE Trans. Very Large Scale Intsgr. (VLSI) Syst., vol. 14, no. 12, Dec. 2006.
[13] Mayur Agarwal, Neha Agrawal, Md. Anis Alam,“ A New Design of Low Power High Speed Hybrid CMOS Full Adder”,IEEE Conf. Signal Processing and Int. Networks., 2014.
[14] Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar and Anup Dandapat, “Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit”, IEEE Trans. Very Large Scale Intsgr. (VLSI) Syst., vol. 23, no. 10, October 2015.
[15] D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEE Proc.-Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.
[16] Jayram Shrivas, Shyam Akashe, Nitesh Tiwari,“ Design and Performance Analysis of 1 bit Full Adder using GDI Technique in Nanometer Era”, World Congress on Information and Communication Technologies., 2012.

C-CMOS, CPL, Hybrid Adder, GDI, Floating adder.