Performance Analysis of Various Vedic Techniques for Multiplication

  ijett-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2013 by IJETT Journal
Volume-4 Issue-3                       
Year of Publication : 2013
Authors :  Kavita , Umesh Goyal


Kavita , Umesh Goyal. "Performance Analysis of Various Vedic Techniques for Multiplication". International Journal of Engineering Trends and Technology (IJETT). V4(3):231-235 Mar 2013. ISSN:2231-5381. published by seventh sense research group


Multiplication is an important factor in arithmetic operations and is carried out in a number of Digital Signal Processing applications. As Multipliers take a long time for execution so there is a need of fast multiplier to save the execution time. This paper describes the multiplication using Ancient Indian Vedic Mathematics multiplication techniques. Vedic Mathematics is the ancient system of mathematics which has a unique technique of calculations based on 16 Sutras. The techniques described in this paper are Nikhilam Sutra, Urdhva Tiryakbhyam and Karatsubaofman and the performance analysis of these techniques is obtained . Modelsim tool is used for simulation and the results obtained are compared on the basis of time delay of multiplication. This paper also describes the deliberateness and the fastness of different multiplier techniques compared with each other.


[1] Kabiraj Sethi , Rutuparna Panda, An Improved Squaring Circuit for Binary Numbers, International Journal of Advanced Computer Science and Applications, Vol 3, No. 2, 2012.
[2] D.Kishore Kumar, A.Rajakumari, Modified Arch itecture of Vedic Multiplier for High Speed Applications , International Journal of Engineering Research & Technology, Vol. 1 Issue 6, August – 2012.
[3] Abhishek Gupta , Arithmetic Unit Implementation Using Delay Optimized Vedic Multiplier with BIST Capability, International Journal of Engineering and Innovative Technology, Volume 1, Issue 5, May 2012.
[4] M.Nagaraju , R.Surya Prakash, B.Vijay Bhaskar , High Speed ASIC design of Complex Multiplier Using Vedic Mathematics, International Journal of Engineering Research a nd Application, Vol. 3, Issue 1,January - February 2013,pp. 1079 - 1084.
[5] Pushpalata Verma, K. K. Mehta , Implementation of efficient multiplier based on Vedic Mathematics using EDA tool , International Journal of Engineering and Advance Technology,Volume - 1, Issu e - 5, June 2012.
[6] G.Ganesh Kumar, V.Charishma , Design of high Speed Vedic Multiplier using Vedic Mathematic Techniques, International Journal of Scientific and Research Publicat ion, Vol 2, Issue 3, March 2012.
[7] Ramachandran.S*, Kirti.S.Pande, Design, Impleme ntation and Performance Analysis of an Integrated Vedic Multiplier Architecture , International journal of Computational Engineering Research.
[8] P. Saha, A. Banerjee , A. Dandapat , P. Bhattacharyya , Vedic Mathematics Based 32 - bit Multiplier Design for High S peed Low Power Processor, International Journal on smart sensing and Intelligent Systems.
[9] G.Ganesh Kumar*, C. Venkata Sudhakar**, M.Naresh Babu***, Design of High Speed Vedic Square by using Vedic Multiplication Techniques, International Journal of scient ific & Engineering Research, Volume 4, Issue 1, January 2013

Vedic Mathematics, Multiplicatio n, Nikhilam Sutra, Urdhva Tiryak bhyam, Karatsuba - ofman