DA Algorithm Based Reconfigurable 16-Tap FIR Filter Design Analysis

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2018 by IJETT Journal
Volume-60 Number-1
Year of Publication : 2018
Authors : Agamreet Kaur, Rajesh Mehra
DOI :  10.14445/22315381/IJETT-V60P210


Agamreet Kaur, Rajesh Mehra"DA Algorithm Based Reconfigurable 16-Tap FIR Filter Design Analysis", International Journal of Engineering Trends and Technology (IJETT), V60(1),71-75 June 2018. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

In this paper, 16-Tap FIRlow pass filter has been designed and implemented on FPGA target device. The filter has been designed and analyzed using different folding factors in order to optimize speed and area parameters.A multiplier less Distributed Arithmetic algorithm(DALUT) is used to provide optimized cost effective reconfigurable FIR filter. The proposed filter has been designed and simulated usingMATLAB. Its behavioral simulation and synthesis are performed using ISE simulator and Xilinx Synthesis tool on sparten-3E based on 3s500efg320-5 FPGA device. The synthesis results show area consumption from And maximum operating frequency from42.093 MHz to 60.680 MHzwith increase in folding factor from 2 to 8.

[1] Ramesh .R, Nathiya .R, “Realization of FIR filter using modified distributed arithmetic architecture”, Signal & Image Processing: International Journal (SIPIJ) Vol.3, No.1, pp. 13–17, February 2012.
[2] Mehra R., Kaur R. (2011) Reconfigurable Area and Speed Efficient Interpolator using DALUT Algorithm. In: Meghanathan N., Kaushik B.K., Nagamalai D. (eds) Advances in Networks and Communications. CCSIT 2011. Communications in Computer and Information Science, vol 132, pp. 5–12, Springer, Berlin, Heidelberg.
[3] MATLAB User’s Guide, “Filter Design HDL Coder 2”, chapter 3, pp. 29-145,2007.
[4] Rajesh Mehra, Lajwanti Singh, “Cost Analysis and Simulation of Decimator for Multirate Applications”, International Journal of Computers and Technology, volume 11, pp. 2175-81, 2013.
[5] Rajesh Mehra, Ravinder Kaur, “FPGA based Efficient Interpolator design using DALUT Algorithm”, NeTCoM 2010, CSCP 01, pp. 51–62, 2011
[6] ShyhJye Jou, Kai-Yuan Jheng*, Hsiao-Yun Chen and AnYeu Wu, “Multiplierless Multirate Decimator I Interpolator Module Generator”, IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 58-61, Aug-2004.
[7] Rajesh Mehra, Swapna Devi, “FPGA Based Design of High Performance Decimator using DALUT Algorithm”, ACEEE International Journal on Signal and Image Processing, Volume 1, pp. 9-13, 2010.
[8] Amir Beygi, Ali Mohammadi, Adib Abrishamifar. “An Fpga-Based Irrational Decimator For Digital Receivers” in 9th IEEE International Symposium on Signal Processing and its Applications, pp. 14, ISSPA-2007.
[9] Kanu Priya, Rajesh Mehra. “Area Efficient Design of FIR Filter Using Symmetric Structure”, International Journal of Advanced Research in Computer and Communication Engineering, Volume 1, Issue 10, December 2012.
[10] Rajesh Mehra, Swapna Devi, “Optimized Design of Decimator for Alias Removal in Multirate DSP Applications”, Proceedings of the 10th WSEAS International Conference on Wavelet Analysis and Multirate Systems, pp: 100-103, 2010.
[11] Zhao Yiqiang; Xing Dongyang; Zhao Hongliang; “Optimized Design of Digital Filter in Sigma-Delta AID Converter”, International Conference on Neural Networks and Signal Processing, pp. 502 – 505, 2008.
[12] Nerurkar, S.B.; Abed, K.H.; “Low-Power Decimator Design Using Approximated Linear-Phase N-Band IIR Filter”, IEEE Transaction on signal processing, vol. 54 , pp. 1550 – 1553,2006.
[13] Mathworks, “Users Guide Filter Design Toolbox”,March-2007.
[14] D.J. Allred, H. Yoo, V. Krishnan, W. Huang, and D. Anderson, “A Novel High Performance Distributed Arithmetic Adaptive Filter Implementation on an FPGA”, in Proc. IEEE Int.

DALUT, Digital filter,FPGA, VLSI