Latch-Type Sense Amplifier Modification for Coupling Suppression
|International Journal of Engineering Trends and Technology (IJETT)||
|© 2018 by IJETT Journal|
|Year of Publication : 2018|
|Authors : Chandra kishore, Amit Kumar
|DOI : 10.14445/22315381/IJETT-V64P206|
MLA Style: Chandra kishore, Amit Kumar "Latch-Type Sense Amplifier Modification for Coupling Suppression" International Journal of Engineering Trends and Technology 64.1 (2018): 36-40.
APA Style:Chandra kishore, Amit Kumar (2018). Latch-Type Sense Amplifier Modification for Coupling Suppression. International Journal of Engineering Trends and Technology, 64(1), 36-40.
When continuously increase the semiconductor fabrication technology, then continually shrink the channel length and pitch of the CMOS device with the vigorous process variation and signal coupling effect. Here explained how the action of sense amplifier disturbed by the property of coupling effect. In this paper, we design the single stage amplifier, modified single stage amplifier and multistage amplifier. The operational amplifier contains the high gain, high input impedance and low output impedance. The circuits are simulated by using the .25?m CMOS technology. All results obtained by using the tanner tool version 13.0 software. The comparison among all amplifiers parameters like as power dissipation, leakage voltage and supply voltage of the circuit.
 R.Singh and N. Bhat, “An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 6, pp. 652–657, Jun. 2004.
 B.Wicht, T. Nirschl, and D. Schmitt-Landsiedel, “Yield and speed optimization of a latch-type voltage sense amplifier,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
 A.-T.Do, Z.-H. Kong, and K.-S. Yeo, “Criterion to evaluate input-offset voltage of a latch-type sense amplifier,” IEEE Trans. Circuits Syst., vol. 57, no. 1, pp. 83–92, Jan. 2010.
 S.J.Lovett, G. A. Gibbs, and A. Pancholy, “Yield and matching implications for static RAM memory array sense-amplifier design,” IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1200–1203, Aug. 2000.
 J.S.Shah, D. Nairn, and M. Sachdev, “An energy-efficient offsetcancelling sense amplifier,” IEEE Trans. Circuits Syst., vol. 60, no. 8, pp. 477–481, Aug. 2013.
 A.K.Gundu, W. Singh, and S. M. Divi, “A proposed low-offset sense amplifier for SRAM applications,” in Proc. 2nd Int. Conf. Signal Process. Integr. Netw. (SPIN), 2015, pp. 965–967.
 B.S.Amrutur and M. A. Horowitz, “A replica technique for wordline and sense control in low-power SRAM’s,” IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1208–1219, Aug. 1998.
 HSPICE User Guide: Simulation and Analysis? Version D-2010.03-SP1, Synopsys, Inc. Mountain View, CA, USA, Jun. 2010.
 Luca Bettini ETZ J93, Petrit Bunjaku ETZ J64.2, “Analog Integated Circuits Design of a Single Stage OP-AMP,”
 Ramakant a. Gayakwad Mt. Slierra collage, “OP-AMP and Linear Integrated circuits,”
Operational Amplifier (OP-AMP), CMOS, Metal oxide semiconductor (MOS)