Design of Pipeline Based Low Power and Area efficient FFT for MIMO-OFDM System

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2020 by IJETT Journal
Volume-68 Issue-9
Year of Publication : 2020
Authors : C.Lakshmi, Dr.P.Jesu Jayarin
DOI :  10.14445/22315381/IJETT-V68I9P212


MLA Style: C.Lakshmi, Dr.P.Jesu Jayarin  "Design of Pipeline Based Low Power and Area efficient FFT for MIMO-OFDM System" International Journal of Engineering Trends and Technology 68.9(2020):71-77. 

APA Style:C.Lakshmi, Dr.P.Jesu Jayarin. Design of Pipeline Based Low Power and Area efficient FFT for MIMO-OFDM System  International Journal of Engineering Trends and Technology, 68(9),71-77.

In modern communication system widely uses MIMO-OFDM based wireless channels. The hardware based encryption and decryption techniques is implemented in Wireless channel to increase the security. The processor has complex units to perform the operation that increases the hardware complexity and power utilization. The Fast Fourier Transform used in MIMO-OFDM channel for signal processing involves complex design and requires more hardware utilization. This increases the processor complexity and also increases latency. The proposed pipelined based FFT/IFFT architecture is stimulated in Xilinx Virtex 7 FPGA and consumes 87.8298% less power and utilizes less area compare to existing technique.


[1] J. Zhang, Y. Liu, H. Rashvand, P. Deng, G. Xie and J. Mao, "Taylor approximation pricing for K-user multipleinput multiple-output (MIMO) interference channels", IET Communications, vol. 6, no. 17, pp. 2957-2967, 2012.
[2] X. Kuai, L. Chen, X. Yuan and A. Liu, "Structured Turbo Compressed Sensing for Downlink Massive MIMO-OFDM Channel Estimation," in IEEE Transactions on Wireless Communications, vol. 18, no. 8, pp. 3813-3826, Aug. 2019, doi: 10.1109/TWC.2019.2917905.
[3] L. P. Thakare and A. Y. Deshmukh, "Area Efficient FFT/IFFT Processor Design for MIMO OFDM System in Wireless Communication," 2015 7th International Conference on Emerging Trends in Engineering & Technology (ICETET), Kobe, 2015, pp. 10-13, doi: 10.1109/ICETET.2015.25.
[4] M. Mahdavi, O. Edfors, V. Öwall and L. Liu, "A Low Latency FFT/IFFT Architecture for Massive MIMO Systems Utilizing OFDM Guard Bands," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 7, pp. 2763-2774, July 2019, doi: 10.1109/TCSI.2019.2896042.
[5] A. X. Glittas, M. Sellathurai and G. Lakshminarayanan, "A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 6, pp. 2402-2406, June 2016, doi: 10.1109/TVLSI.2015.2504391.
[6] M. Dali, R. M. Gibson, A. Amira, A. Guessoum and N. Ramzan, "An efficient MIMO-OFDM radix-2 Single-Path Delay Feedback FFT implementation on FPGA," 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Montreal, QC, 2015, pp. 1-7, doi: 10.1109/AHS.2015.7231171.
[7] G. R. Locharla, K. K. Mahapatra and S. Ari, "Variable length mixed radix MDC FFT/IFFT processor for MIMOOFDM application," in IET Computers & Digital Techniques, vol. 12, no. 1, pp. 9-19, 1 2018, doi: 10.1049/iet-cdt.2017.0018.
[8] Ganesamoorthy, Narmadha & Deivasigamani, S. & Balasubadra, K.. (2014). “An Efficient Multi-Path Delay Commutator Architecture”. International Journal of Computer Applications. 98. 21-23. 10.5120/17275-7704.
[9] N. Kirubanandasarathy and K. Karthikeyan, "Design of pipeline R2MDC FFT for implementation of MIMO OFDM transceivers using FPGA", Telecommunication Systems, vol. 63, no. 3, pp. 465-471, 2016.
[10] Park, J.S., Ogunfunmi, T. “Efficient FPGA-Based Implementations of MIMO-OFDM Physical Layer”. Circuits Syst Signal Process 31, 1487–1511 (2012).
[11] Ahashie, Astom & Arkoh, Ebenezer & Anokye, Frank. (2017). “Minimizing FFT Hardware Resources on FPGA”. 10.13140/RG.2.2.14508.10881.
[12] Dickson, B.W. (2014). “Parallel Extensions to Single-Path Delay-Feedback FFT Architectures”.
[13] Mookherjee, Soumak & Debrunner, Linda & Debrunner, Victor. (2015). A low power radix-2 FFT accelerator for FPGA. 10.1109/ACSSC.2015.7421167.
[14] C.Lakshmi P.Jesu Jayarin” Reconfigurable Design of Low Power Hybrid Crypto Processor using Signcryption for Wireless Networks” International Journal of Advanced Trends in Computer Science and Engineering, 9(3), May – June 2020, 4030 – 4036

MIMO-OFDM, Wireless Channel, FFT/IFFT, Security, Power utilization ,Hardware utilization