A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2017 by IJETT Journal
Volume-43 Number-3
Year of Publication : 2017
Authors : Hemraj Jijne, Ashish Raghuwanshi
DOI :  10.14445/22315381/IJETT-V43P230


Hemraj Jijne, Ashish Raghuwanshi "A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology", International Journal of Engineering Trends and Technology (IJETT), V43(3),179-184 January 2017. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Adders are one of the most basic building blocks in digital components present in the Arithmetic Logic Unit (ALU) .the performance of an adder have a significant impact on the overall performance of a digital system. The existing design is compared with some existing designs for power consumption, delay, PDP at various frequencies viz 10 MHz and 300 MHz. the simulations are carried out on HSPICE by using CMOS technology and the simulation results are analyzed to verify the superiority of the design over the existing designs. Maximum saving of power delay product is at low frequency of circuit is 96.8% with respect to C-CMOS and significant improvement is observed at other frequencies also. The power consumption increases at a slow rate in comparison to other adders with increase in frequency. In this paper we study about various adder circuit and find the merits and demerits of the adder circuit for further development of adder circuit which consume low power and area.


[1] Reto Zimmermann and Wolfgang Fichtner, , “Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic”, IEEE Journal of Solid-State Circuits, Vol. 32, No. 7, July 1997.
[2] Gustavo A. Ruiz, “Evaluation of Three 32-Bit CMOS Adders in DCVS Logic for Self-Timed Circuits”, IEEE Journal of Solid-State Circuits, vol. 33, No. 4, April 1998.
[3] D. Markovic, B. Nikolic, V.G. Oklobdz, “A general method in synthesis of pass-transistor circuits”, Microelectronics Journal, vol. 31, pp. 991–998, 2000.
[4] A. Morgenshtein, A. Fish, and I. A. Wagner, “Gate-diffusion input (GDI)—A novel power efficient method for digital circuits: A design methodology,” presented at the 14th Int. ASIC/SOC Conf., Washington, DC, Sept. 2001.
[5] Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meimand, “Leakage Current Mechanisms And Leakage Reduction Techniques in Deep-Sub-micrometer CMOS Circuits”, Proceedings of IEEE, Vol. 91, No. 2, February 2003.
[6] Adarsh Kumar Agrawal, S. Wairya, R.K. Nagaria and S. Tiwari, “A New Mixed Gate Diffusion Input Full Adder Topology for High Speed Low Power Digital Circuits”, World Applied Sciences Journal, pp.138-144, 2009.
[7] Junbo Yu, Qiang Zhou, Gang Qu, and Jinian Bian, “Behavioral Level Dual-Vth Design for Reduced Leakage Power with Thermal Awareness”, EDAA,2010.
[8] A.Bazzazi and B. Eskafi, “Design and Implementation of Full Adder Cell with the GDI Technique Based on 0.18?m CMOS Technology”, proceedings of the International multi-conference of engineers and computer scientists, 2010.
[9] Baliga, A., and Yagain, D., “Design of High Speed Adders Using CMOS and Transmission Gates in Submicron Technology: A Comparative Study”, international conference on Emerging Trends in Engineering and Technology, pp. 18-20 Nov. 2011.
[10] T. Kalavathidevi and C. Venkatesh, “Area Efficient Low Power VLSI Architecture for A Viterbi Decoder Using Gate Diffusion Input (GDI) Logic Style”, European Journal of Scientific Research, vol.49, no.4, pp. 521-532, 2011.
[11] Prathyusha Konduri and Magesh Kannan.P , “ Low Power RAM using Gate-Diffusion-Input Technique : A Comparison with Static CMOS” , International Journal Of Advanced Engineering Sciences and Technologies, vol. 5, no. 2, pp.195 - 200 , 2011.
[12] R.Uma and P. Dhavachelvan, “Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits”, 2nd International Conference on Communication, Computing & Security, pp. 74-81 -2012.
[13] Eitan N. Shauly , “CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations”, Journal of Low Power Electronics and Applications , 2012.
[14] J.Sudhakar, K. Tirupathi Rao, B. Suresh, “Glitch Power Minimization Techniques in Low Power VLSI Circuits”, International Journal of Emerging Technology and Advanced Engineering, Volume 2, Issue 11, November 2012.
[15] Chiraz Khedhiri, Mouna Karmani & Belgacem Hamdi, “A Differential Double Pass Transistor Logic Unit”, International Journal of Computer Science Issues, Vol. 9, Issue 2, No 1, March 2012.
[16] Vahid Foroutan, MohammadReza Taheri, Keivan Navi, and Arash Azizi. Mazreah, “Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style”, INTEGRATION, the VLSI journal, vol. 47, pp.48–61, 2014.
[17] Partha Bhattacharyya, Bijoy Kundu, Vinay Kumar, Anup Dandapat, “ Performance Analysis of a Low power high speed Hybride 1-bit full Adder circuit, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 10, OCTOBER 2015

(Size 10 & Bold) — Low power, GDI, SERF, Hybrid adder.