A Novel NCL Threshold Gate Implementation for Low Power Asynchronous Designs using FinFETs

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2022 by IJETT Journal
Volume-70 Issue-5
Year of Publication : 2022
Authors : Jayesh Diwan , Nagendra P. Gajjar
DOI :  10.14445/22315381/IJETT-V70I5P232

Citation 

MLA Style: Jayesh Diwan and Nagendra P. Gajjar. "A Novel NCL Threshold Gate Implementation for Low Power Asynchronous Designs using FinFETs." International Journal of Engineering Trends and Technology, vol. 70, no. 5, May. 2022, pp. 299-305. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I5P232

APA Style:Jayesh Diwan & Nagendra P. Gajjar.(2022). A Novel NCL Threshold Gate Implementation for Low Power Asynchronous Designs using FinFETs. International Journal of Engineering Trends and Technology, 70(5), 299-305. https://doi.org/10.14445/22315381/IJETT-V70I5P232

Abstract
Recent advancement in CMOS-based synchronous designs suffers from the unmanageable clock and power related issues. Beyond 22nm technology, CMOS devices exhibit poor short channel control and unreliable performance. However, the FinFET device is a reliable alternative for CMOS at a deep submicron scale, offering better gate control, lower short channel effects, and excellent electrostatics. In contrast to the Synchronous design style, the Null Convention Logic based asynchronous design paradigm offers faster operating speed, comparable power efficiency, and reduced EMI, with a modular design approach in complex systems (SoCs). This paper presents an implementation of CMOS and FinFET-based NCL threshold gates in 16nm technology. The proposed research demonstrates an average 21% power improvement and an average 33% speed improvement for FinFET-based NCL threshold gates over their CMOS counterpart. Also, the proposed NCL gate structure exhibits a 16.5% improvement in speed compared to its semi-static variant and an average 7.2% power improvement compared to its static variant.

Keywords
FinFETs, Null Convention Logic, Multi-rail Logic, Quasi Delay-Insensitive circuits, Self-timed Design.

Reference
[1] Parsan, F. A., & Smith, S. C., CMOS Implementation Comparison of NCL Gates, in Midwest Symposium on Circuits and Systems. (2012) 394–397.
[2] Wu, S. Y., Lin, C. Y., & Chiang, M. C. et al., A 16nm FinFET CMOS Technology for Mobile SoC and Computing Applications, Technical Digest - International Electron Devices Meeting, IEDM. (2013) 224-227.
[3] Sakib, A. A., Akib, A. A., & Smith, S. C., Implementation of FinFET Based Static NCL Threshold Gates: An Analysis of Design Choice, IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS). (2020) 37-40.
[4] Sakib, A. A., & Smith, S. C., Implementation of Static NCL Threshold Gates Using Emerging CNTFET Technology, ICECS - 27th IEEE International Conference on Electronics, Circuits and Systems, Proceedings. (2020).
[5] Joshi, M. V., Gosavi, S., Jegadeesan, V., Basu, A., Jaiswal, S., Al-Assadi, W. K., & Smith, S. C., NCL Implementation of Dual-Rail 2s Complement 8×8 Booth2 Multiplier Using Static and Semi-Static Primitives, IEEE Region 5 Technical Conference. (2007) 59-64.
[6] Surwadkar, T., Makdey, S., & Bhoir, D., Upgrading the Performance of VLSI Circuits using FinFETs, International Journal of Engineering Trends and Technology. 14(4) (2014) 179–184.
[7] Guazzelli, R. A., Moreira, M. T., & Calazans, N. L. V., A Comparison of Asynchronous QDI Templates Using Static Logic, 8th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference: Proceedings, LASCAS. (2017) 1–4.
[8] Tran, L. D., Matthews, G. I., Beckett, P., & Stojcevski, A., Null Convention Logic (NCL) Based Asynchronous Design - Fundamentals and Recent Advances, International Conference on Recent Advances in Signal Processing, Telecommunications and Computing, SigTelCom. (2016) 158–163.
[9] Oliveira, D. L., Verducci, O., Faria, L. A., & Curtinhas, T., A Novel NULL Convention Logic (NCL) Gates Architecture Based on Basic Gates, Proceedings of the IEEE XXIV International Congress on Electronics, Electrical Engineering and Computing (INTERCON)?: Cusco, Peru. (2017) 134–138.
[10] Kim, M. M., Kim, J., & Beckett, P., Area Performance Tradeoffs in NCL Multipliers Using Two-Dimensional Pipelining, ISOCC - International SoC Design Conference: SoC for Internet of Everything (IoE). (2015) 125–126. [11] Parsan, F. A., Al-Assadi, W. K., & Smith, S. C., Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22(1) (2014) 99–112.
[12] Bandapati, S. K., & Smith, S. C., Design and Characterization of NULL Convention Arithmetic Logic Units, Microelectronic Engineering. 84(2) (2007) 280–287.
[13] Hu, Chenming, Gate Oxide Scaling Limits and Projection, In International Electron Devices Meeting, Technical Digest, IEEE. (1996) 319-322.
[14] Parsan, F. A., & Smith, S. C., CMOS Implementation of Static Threshold Gates With Hysteresis: A New Approach, IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC. (2012) 41–45.
[15] Smith, S. C., DeMara, R. F., Yuan, J. S., Ferguson, D., Lamb, D., Optimization of NULL Convention Self-Timed Circuits, Integration, the VLSI Journal. 37(3) (2014) 135–165.
[16] Yancey, Smith, S C, A Differential Design for C-Elements and NCL Gates, in Circ. and Syst., 53rd IEEE Int. Midwest Symp. (2010) 632–635.
[17] 16 nm Sub-Circuit Model for FinFET (Double-Gate), Predictive Technology Model (PTM), Arizona State University. [Online]. Available: http://ptm.asu.edu.
[18] S. M. Nowick and M. Singh, Asynchronous Design-Part 1: Overview and Recent Advances, IEEE Des. Test. 32(3) (2015) 5–18.
[19] A. Vakil, K. P. Jayadev, S. Hegde and D. Koppad, Comparitive Analysis of Null Convention Logic and Synchronous CMOS Ripple Carry Adders, Second International Conference on Electrical, Computer and Communication Technologies (ICECCT). (2017) 1-5.
[20] M. T. Moreira, P. A. Beerel, M. L. L. Sartori, and N. L. V. Calazans, NCL Synthesis with Conventional EDA Tools: Technology Mapping and Optimization, IEEE Trans. Circuits Syst. I Regul. Pap. 65(6) (2018) 1981–1993.
[21] R. B. Reese, S. C. Smith, and M. A. Thornton, Uncle - An RTL Approach to Asynchronous Design, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems. (2012).
[22] M. T. Moreira and N. L. V. Calazans, Design of Standard-Cell Libraries for Asynchronous Circuits with the ASCEnD Flow, IEEE Computer Society Annual Symposium on VLSI (ISVLSI). (2013).
[23] G. E. Sobelman and K. Fant, CMOS Circuit Design of Threshold Gates with Hysteresis, Proc. - IEEE Int. Symp. Circuits Syst. 2 (1998) 61–64.
[24] F. A. Parsan and S. C. Smith, CMOS Implementation Comparison of NCL Gates, Midwest Symp. Circuits Syst. (2012) 394–397.
[25] T. -Y Wuu and S. B. K. Vrudhula, A Design of a Fast and Area Efficient Multi-Input Muller C-Element, IEEE Transactions on VLSI Systems. 1(2) (1993) 215-219.
[26] M. T. Moreira et al., Semi-Custom NCL Design with Commercial EDA Frameworks: Is it Possible? in Proc. IEEE Int. Symp. Asynchronous Circuits Syst. (2014) 53–60.
[27] M. T. Moreira, M. Arendt, A. Ziesemer, R. Reis, and N. L. V. Calazans, Automated Synthesis of Cell Libraries for Asynchronous Circuits, in Proc. Symp. Integr. Circuits Syst. Des. (2014) 1–7.
[28] S. K. Bandapati and S. C. Smith, Design and Characterization of Null Convention Arithmetic Logic Units, Microelectron. Eng. 84 (2007) 280–287.
[29] V. B. A. Joshi, M.V. Jegadeesan, NCL Implementation of Dual-Rail 2 S Complement 88 Booth2 Multiplier Using Static and SemiStatic Primitives, IEEE Region 5 Technical Conference. (2007) 59–64.