FPGA Implementation of a Wireless Communication System for Secure IR Sensor Data Transmission using TRNG

FPGA Implementation of a Wireless Communication System for Secure IR Sensor Data Transmission using TRNG
  IJETT-book-cover           
  
© 2022 by IJETT Journal
Volume-70 Issue-7
Year of Publication : 2022
Authors : Huirem Bharat Meitei, Manoj Kumar
DOI : 10.14445/22315381/IJETT-V70I7P223

How to Cite?

Huirem Bharat Meitei, Manoj Kumar, "FPGA Implementation of a Wireless Communication System for Secure IR Sensor Data Transmission using TRNG" International Journal of Engineering Trends and Technology, vol. 70, no. 7, pp. 220-237, 2022. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I7P223

Abstract
This article implemented an application of True Random Number Generators based (TRNG) design using All Digital Phase lock loop (ADPLL) to send secure IR (Infrared) sensor data wirelessly using Bluetooth HC-05 Module. This unique approach for secure wireless transfer of IR sensor data is realized on the Field Programmable Gate Array and designed with Xilinx Vivado. TRNG using ADPLL is made with NOR gate-based ring oscillators (RO) and flip-flops(FF) which are used to generate different forms of entropy. The key for the IR sensor information encryption algorithm in this study is comprised of random bits generated by a TRNG. Transferred active low-IR sensor data encrypted using TRNG to another device wirelessly via Bluetooth module to achieve secure wireless data transmission. The Arduino UNO board is used to interface encrypted/decrypted IR sensor data, HC05 Bluetooth enslaver/slave data, and display the data. The scientific novelty of this study is developing an application that uses an ADPLL-based TRNG as a cryptographic system to transmit safe IR sensor data wirelessly via a Bluetooth module. Unlike prior approaches, this work demonstrates that a viable FPGA-based wireless application utilizing TRNG may be produced by primarily utilizing the onboard ADPLL and ring Oscillator, as well as a few basic logic parts (1 LUT (Lookup Table) for Transmitter Tx and 2 LUTs for Receiver Rx). Passing the NIST test demonstrates the unpredictable and unique nature of the output TRNG bitstreams employed in the architectures. As a result, the suggested wireless application utilizing the TRNG cryptographic approach is suitable for use in various fields, including security network systems and industrial applications.

Keywords
TRNG, ADPLL, HC05, IR-Sensor, FPGA.

Reference
[1] Eastlake, D., Crocker, S., Schiller, J, “Randomness Recommendations for Security - RFC 1750,” 1994. Available At: Http://Www.Faqs.Org.
[2] Goldberg, I., Wagner, D,” Randomness and The Netscape Browser,” Dr. Dobb's Journal, 1996.
[3] Buchmann, J., Dahmen, E., & Szydlo, M, “ Hash-Based Digitalsignature Schemes,” Post-Quantum Cryptography, Pp.35–93, 2009. Https://Doi.Org/10.1007/978-3-540-88702-7_3
[4] Loza, S., & Matuszewski, L, ” A True Random Number Generator Using Ring Oscillators and SHA-256 As Post-Processing, 2014 International Conference on Signals and Electronic Systems (ICSES), 2014. Https://Doi.Org/10.1109/Icses.2014.6948739
[5] L. Zhou, F. Tan, and F. Yu, "A Robust Synchronization-Based Chaotic Secure Communication Scheme with Double-Layered and Multiple Hybrid Networks," IEEE Systems Journal, Pp. 1–12, 2019.
[6] T Yang, “A Survey of Chaotic Secure Communication Systems,” Int. J. Comput. Cogn, vol.2, no.2, Pp.81–130, 2004.
[7] Guido Di Patrizio Stanchieri, Andrea De Marcellis, Elia Palange, Marco Faccio, “A True Random Number Generator Architecture Based on A Reduced Number of FPGA Primitives,” AEU - International Journal of Electronics and Communications, vol.105, Pp.15- 23,2019. ISSN 1434-8411.
[8] Crocetti, L., Di Matteo, S., Nannipieri, P., Fanucci, L., & Saponara, S, “ Design and Test of an Integrated Random Number Generator with All-Digital Entropy Source,” Entropy, vol.24, no.2, Pp.139, 2022.Https://Doi.Org/10.3390/E24020139
[9] Tobin, P., Tobin, L., Mckeever, M., & Blackledge, J, “ On The Development of A One-Time Pad Generator for Personalizing Cloud Security,” Conference Papers, 2017.Https://Doi.Org/10.21427/D7VF9V
[10] Huirem Bharat Meitei & Manoj Kumar, “FPGA Implementation of True Random Number Generator Architecture Using All-Digital Phase-Locked Loop,” IETE Journal of Research, 2021.DOI: 10.1080/03772063.2021.1963333
[11] Bluetooth Committee, Specifications of The Bluetooth System (Core), 1999.
[12] Radhapuram, S., Yoshihara, T., & Matsuoka, T, “Design and Emulation of All-Digital Phase-Locked Loop on FPGA,” Electronics, vol.8, no.11, Pp.1307, 2019. Https://Doi.Org/10.3390/Electronics8111307
[13] MD, R., & SM, T, “FPGA Secured Wireless Communication Using Aes,” Ijera.Com, 2013. Https://Www.Ijera.Com/Papers/Vol3_Issue4/NP3424042407.Pdf.
[14] Rai, S., & Thakare, A, “ Implementation of Reliablewireless Real-Time Automation System Based on Android Mobile Phone and FPGA,” Ijsr.Net, 2013.Https://Www.Ijsr.Net/Archive/V4i1/SUB15189
[15] J. G. Pandey, T. Goel and A. Karmakar, "Hardware Architectures for PRESENT Block Cipher and Their FPGA Implementations," IET Circuits, Devices & Systems, vol. 13, no. 7, Pp. 958–969, 2019.
[16] Taha, H., Sazish, A., Ahmad, A., Sharif, M., & Amira, A, “Efficient FPGA Implementation of A Wireless Communication System Using Bluetooth Connectivity,” Ieeexplore.Ieee.Org, 2010. Retrieved 22 January 2022, From Https://Ieeexplore.Ieee.Org/Document/5537610/.
[17] A. Cherkaoui, V. Fischer, L. Fesquet, and A. Aubert, "A Very High Speed True Random Number Generator with Entropy Assessment," in Proceedings of International Workshop on Cryptographic Hardware and Embedded Systems (CHES'13), Ser. Lecture Notes in Computer Science, vol. 8086. Springer-Verlag, Pp. 179–196, 2013.
[18] Sadoudi, S., Tanougast, C., Azzaz, M., & Dandache, A,” Design and FPGA Implementation of A Wireless Hyperchaotic Communication System for Secure Real-Time Image Transmission,” EURASIP Journal on Image and Video Processing, vol.2013, no.1, 2013. Https://Doi.Org/10.1186/1687-5281-2013-43
[19] Wallace, K., Moran, K., Novak, E., Zhou, G., & Sun, K, “Sensor-Based Random Number Generation for Mobile and Iot Devices,” IEEE Internet of Things Journal, vol.3, no.6, Pp.1189-1201, 2016. Https://Doi.Org/10.1109/Jiot.2016.2572638
[20] Koyuncu, İ., & Turan Özcerit, A, “ The Design and Realization of A New High-Speed FPGA-Based Chaotic True Random Number Generator,” Computers & Electrical Engineering, vol.58, Pp.203-214, 2017.Https://Doi.Org/10.1016/J.Compeleceng.2016.07.005
[21] Vasyltsov, I., Hambardzumyan, E., Kim, Y.-S., & Karpinskyy, B. (N.D.),” Fast Digital TRNG Based on Metastable Ring Oscillator,” Cryptographic Hardware and Embedded Systems – CHES 2008, Pp.164–180, 2008. Https://Doi.Org/10.1007/978-3-540-85053-3_11
[22] B. Sunar, W. Martin, and D. Stinson, "A Provably Secure True Random Number Generator with Built-in Tolerance To Active Attacks". in: IEEE Transactions on Computers, vol.56, no.1, Pp. 109–119, 2007. ISSN: 0018-9340. Doi: 10.1109/TC.2007. 250627.
[23] Meitei, H., Kumar, M,” FPGA Implantations of TRNG Architecture Using ADPLL Based on FIR Filter As A Loop Filter,” SN Appl. Sci, vol.4, no.96, 2022. Https://Doi.Org/10.1007/S42452-022-04981-6
[24] Buchmann, J., Dahmen, E., & Szydlo, M, “ Hash-Based Digital Signature Schemes,” Post-Quantum Cryptography, Pp.35–93, 2009. Https://Doi.O Rg/10.1007/978-3-540-88702-7_3
[25] Usermanual.Wiki, “HC Sries Product Manual 201104 Hc-05-User-Instructions-Bluetooth,” 2022. <Https://Usermanual.Wiki/Pdf/Hchc05userinstructionsbluetooth201.191890306/Html
[26] IR Sensor: Circuit, Types, Working Principle & Its Applications. Watelectronics.Com. Https://Www.Watelectronics.Com/Ir-Sensor/.
[27] 7486 Technical Data. Futurlec.Com. Https://Www.Futurlec.Com/74/IC7486.Shtml.
[28] Internet Resource, "AMD Random Number Generator Library." <Https://Developer.Amd.Com/Wordpress/Media/2013/12/AMD-Random-Number-Generator- User-Guide.Pdf> [Accessed September 2018].
[29] Chaudhary, A. K., & Kumar, M, “ Design and Implementation of ADPLL for Digital Communication Applications,” IEEE Xplore, 2017. Https://Doi.Org/10.1109/I2CT.2017.8226159
[30] Lata, K., & Kumar, M, “ ADPLL Design and Implementation on FPGA,” IEEE Xplore, 2013. Https://Doi.Org/10.1109/ISSP.2013.6526917
[31] Sandeep Vallabhaneni and Sanjay Attri," Design of an All-Digital Pllcore on FPGA," Sci /Engr. SF, AISG/AISD, IISU, ISRO India.
[32] Lata, Kusum, and Manoj Kumar, "ALL Digital Phase-Locked Loop (ADPLL): A Survey," International Journal of Future Computer and Communication, Pp. 551–554, 2013. 10.7763/Ijfcc.2013.V2.225.
[33] A Rukhin, J Soto, J Nechvatal, M Smid, E Barker, S Leigh, M Levenson, M Vangel, D Banks, A Heckert, J Dray, S Vo, “A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications,” Technical Report, NIST Spec. Publication 800-22 Revision 1a, NIST, Gaithersburg, 2010
[34] Bassham, L., Rukhin, A., Soto, J., Nechvatal, J., Smid, M., Barker, E., Leigh, S., Levenson, M., Vangel, M., Banks, D., Heckert, N., & Dray, J, “A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications,” Csrc.Nist.Gov,2010.
[35] R. Shorey and BA. Miller, “The Bluetooth Technology: Merits and Limitations, in Personal Wireless Communications,” 2000 IEEE International Conference on, Pp. 80–84, 2000.
[36] Bluetooth Module HC-05 Sensors & in Modules. Electronicwings.Com Https://Www.Electronicwings.Com/Sensors Modules/Bluetooth-Module- Hc
[37] Jun B, Kocher P (1999) Intel random number generator. in: rambus; cryptography research, inc, white paper prepared for intel corporation, https:// www.r ambus. com/ intel- random- numbergenerator/
[38] Jessa M, Matuszewski L (2011) Enhancing the randomness of a combined true random number generator based on the ring oscillator sampling method. IEEE. https:// doi. org/ 10. 1109/ ReCon Fig. 2011. 35
[39] Hata H, Ichikawa S (2012) FPGA implementation of metastability-based true random number generator. IEICE Trans Inf Syst 95(2):426–436. https:// doi. org/ 10. 1587/ trans inf. e95.d. 426
[40] Yang Y, et al (2017) A reliable true random number generator based on novel chaotic ring oscillator. in: 2017 IEEE international symposium on circuits and systems (ISCAS) www. seman ticscholar. org/ paper/A- relia ble- true- random-number- gener atorbasedon- Yang- Jia/c3e65 e27fd 09968 93497 7d250 f0ead 2c13e 60b35, https:// doi. org/ 10. 1109/ISCAS. 2017. 80508 43
[41] Fischer V, Drutarovsky M, Šimka M, Bochard N (2004) High performance true random number generator in altera stratix FPLDs. Field Progr Log Appl. https:// doi. org/ 10. 1007/ 978-3- 540- 30117-2_ 57
[42] Ben-Romdhane M, Graba T, Danger J-L (2013) Stochastic model of a metastability-based true random number generator. Trust Comput. https:// doi. org/ 10. 1007/ 978-3- 642- 38908-5_7
[43] Yang B, Rožic V, Grujic M, Mentens N, Verbauwhede I (2018) ESTRNG:a high-throughput, low-area true random number generator based on edge sampling. IACR Trans Cryptogr Hardw Embed Syst. https:// doi. org/ 10. 13154/ tches. v2018. i3. 267- 292
[44] X. Zhang and C. Wang, "A novel multi-attractor period multi scroll chaotic integrated circuit based on CMOS wide adjustable CCCII," IEEE Access, vol. 7, pp. 16336–16350, 2019.
[45] A. Akgul, H. Calgan, I. Koyuncu, I. Pehlivan, and A. Istanbullu, "Chaos-based engineering applications with a 3D chaotic the system without equilibrium points," Nonlinear Dynamics, vol. 84, no. 2, pp. 481–495, 2016.
[46] C. Wannaboon, M. Tachibana, and W. San-Um, "A 0.18- CMOS high-data-rate true random bit generator through modulation of chaotic jerk circuit signals," Chaos: an Interdisciplinary Journal of Nonlinear Science, vol. 28, no. 6, p. 063126, 2018.
[47] J. S. Teh, A. Samsudin, M. Al-Mazrooie, and A. Akhavan, “GPUs and chaos: a new true random number generator,” Nonlinear Dynamics, vol. 82, no. 4, pp. 1913–1922, 2015.
[48] I. Cicek, A. E. Pusane, and G. Dundar, "A new dual entropy core true random number generator," Analog Integrated Circuits and Signal Processing, vol. 81, no. 1, pp. 61–70, 2014.
[49] H. Moqadasi and M. B. Ghaznavi-Ghoushchi, "A new Chua's circuit with monolithic Chua's diode and its use for efficient true random number generation in CMOS 180 nm," Analog Integrated Circuits and Signal Processing, vol. 82, no. 3, pp. 719–731, 2015.
[50] S. Ergun and S. Ozoguz, "Truly random number generators based on non-autonomous continuous-time chaos," International Journal of Circuit theory and Applications, vol. 38, no. 1, pp. 1–24, 2010.
[51] M. Park, J. C. Rodgers, and D. P. Lathrop, "True random number generation using CMOS Boolean chaotic oscillator," Microelectronic Journal, vol. 46, no. 12, pp. 1364–1370, 2015.
[52] Rai, S., & Thakare, A. (2015). Implementation of ReliableWireless Real-Time Automation System Based on Android Mobile Phone and FPGA. Retrieved May 4, 2022, from https://www.ijsr.net/archive/v4i1/SUB15189.pdf.