Comparative Analysis of Domino Logic Circuits for Better Noise and Delay Performance

Comparative Analysis of Domino Logic Circuits for Better Noise and Delay Performance

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2015 by IJETT Journal
Volume-30 Number-3
Year of Publication : 2015
Authors : Ankit Kori, Mohammed Arif
DOI :  10.14445/22315381/IJETT-V30P225

Citation 

Ankit Kori, Mohammed Arif"Comparative Analysis of Domino Logic Circuits for Better Noise and Delay Performance", International Journal of Engineering Trends and Technology (IJETT), V30(3),138-141 December 2015. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract
High speed and lower power consumption are the most important aspects in microprocessors as the technology curtails. Dynamic logic technique is preferred over static logic technique for the higher performance circuit due to its faster speed and lesser area overhead. In this paper we compare the power and delay for the various domino circuits provided with 8-bit, comparison of power, delay, and unit noise gain (UNG) of different topologies. The simulation is performed in Cadence Virtuoso at 90nm and 65nm process technology with supply voltage 1V and 0.9V, operating temperature of 27? C for fair comparison of results.

 References

[1] L. T. Clarke, G. F. Taylor, ?High fan-in circuit design, IEEE Journal of Solid-State Circuits, vol. 31, Issue 1, January 1996, pp.91-96.
[2] Farshad Moradi, Tuan Vu Cao, Elena I. Vatajelu, Ali Peiravi, Hamid Mahmoodi, DagT Wisland, ?Domino logic designs for highperformance and leakage-tolerant applications,Elsevier INTEGRATION, the VLSI journal, Issue 24 April 2012.
[3] Farshad Moradi, Ali Peiravi, Hamid Mahmoodi, ?A New Leakage Tolerant Design for High Fan-in Domino circuits, IEEE. 2004.
[4] B.-Y. Tsui, L.F. Chin, ?A comprehensive study of the FIBL of nanoscale MOSFETs, IEEE Transactions on Electron Devices vol.51, no10. pp.1733–1735, 2004.
[5] A. Alvandpour, R.K. Krishnamurthy, K. Soumyanath, S.Y. Borkar, ?A sub-130-nm conditional keeper technique, IEEE Journal of Solid-State Circuits, vol. 37, pp. 633-638, 2002.
[6] A. Alvandpour, R. Krishnamurthy, K. Soumayanath, ands. Borkar, ? A Low-Leakage Dynamic Multi Ported Register File in 0.13 ?m CMOS, in proceedings of international Symposium on Low Power Electronics and Design, pp. 68-71, 2001.
[7] M.W. Allam, M.H. Anis, M.I. Elmasry, ?High speed dynamic logic style for scaled- down CMOS and MTCMOS technologies, in: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 155–160, 2000.
[8] M. H. Anis, M. W. Allam, and M. I. Elmasry, ?Energyefficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies, IEEE Trans. Very Large Scale (VLSI) Syst., 2002.
[9] Hamid Mahmoodi and Kaushik Roy, ?Diode-Footed Domino: A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style,” IEEE Transactions on Circuits and Systems—i: Regular papers, vol. 51, no. 3, pp.234-239, 2004.
[10] K. Roy, S. Mukhopadhyay, and H. Mahmoodi, ?Leakage current mechanisms and leakage reduction techniques in deepsubmicron CMOS circuits, in Proc. IEEE, vol. 91, pp. 305–327, Feb. 2003.
[11] Yolin Lih, Nestoras Tzartzanis and William W. Walker, ?A Leakage Current Replica Keeper for Dynamic Circuits, IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 42, no. 1, JANUARY 2007.

Keywords
Domino Logic, High speed, Low power, UNG.