Variation of Power and Delay in Digital CMOS Circuit Design in DSM Technology

  IJETT-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
© 2017 by IJETT Journal
Volume-45 Number-9
Year of Publication : 2017
Authors : Praveen Patel, Zahid Alam


Praveen Patel, Zahid Alam "Variation of Power and Delay in Digital CMOS Circuit Design in DSM Technology", International Journal of Engineering Trends and Technology (IJETT), V45(9),449-453 March 2017. ISSN:2231-5381. published by seventh sense research group

In Deep Sub-Micron (DSM) technology, more number of gates are to be integrated on a single chip, so as to result in small geometries. But with this power densities and total power are rapidly increasing. Design of low power circuits has become important in a variety of application. However reducing power consumption involves a tradeoff between timing and area at different stages of the design. The successful power sensitive design requires engineers to accurately and efficiently be able to perform these tradeoffs. All the simulations are performed by using HSPICE tool at 45 and 32nm CMOS technology. We have compared Power, delay and PDP on conventional gates at low frequency at 250C and 1100C and analyze the impact of technology scaling with variation of temperature in all conventional gates.


[1]M.T. Bohr, ?Nanotechnology goals and challenges for electronic applications. IEEE Tansactions on Nanotechnology, Vol.1, no.1, pp. 56–62, March 2002.
[2]The International Technology Roadmap for Semiconductors, Nov. 2003.
[3] W. Daasch, C Lim, and G Cai, ?Design of VLSI CMOS Circuits under Thermal Constraint, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 49, no. 8, pp. 589–593, Aug 2002.
[4]R. Ronen R. et al, ?Coming challenges in microarchitecture and architecture, Proceedings of the IEEE., Vol. 89, no. 3, pp. 325–340, March 2001.
[5]O.Takahashi, S.H. Dhong, P. Hofstee, J. Silberman., ?High-Speed, power-conscious circuit Design techniques for high-performance computing, In Proceedings of the IEEE International Symposium on VLSI Technology, Systems, and Applications, pp. 279–282, December 2001.
[6] N.Praveen Kumar, Dr.B.Stephen Charles, Dr.V.Sumalatha, A Review on Leakage Power Reduction Techniques at 45nm Technology, In Proc. of International Conference on Nano Science & Engineering Applications. ICONSEA, Materials Today:, pp. 4569 – 4574, 2015.
[7]Kaushik Roy and S. C. Prasad, ?Low-Power CMOS VLSI Circuit Design. New York: Wiley, ch.2, pp. 28–29, 2000.
[8]M. H. Anis, M. W. Allam, and M. I. Elmasry, ?Energy-efficient noise- tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies, IEEE Trans. Very Large Scale (VLSI) Syst., Vol.49, no.3, pp. 32-49, 2002.
[9] Narender Hanchate, Nagarajan Ranganathan, LECTOR: A Technique for Leakage Reduction in CMOS Circuits, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, Vol. 12, no. 2, FEBRUARY 2004.
[10] Vijay Kumar Sharma, and Manisha Pattanaika, A reliable ground bounce noise reduction technique for nanoscale CMOS circuits, International Journal of Electronics, Vol.102, pp.1-15, 2015.
[11] Z. Abbas, M. Olivieri, ?Impact of technology scaling on leakage power in nano- scale bulk CMOS digital standard cells, Microelectronics Journal, Vol.44, no.2, pp. 179.195, 2014.
[12] G. Barletta, V.C. Ngwan, Study of gate leakage mechanism in advanced charge-coupled MOSFET (CC-MOSFET) technology, Microelectronics Reliability, Vol. 57, pp. 20–23, 2016.
[13]Massimo Alioto, Simone Bongiovanni, Milena Djukanovic, Giuseppe Scotti, and Alessandro Trifiletti, ?Effectiveness of Leakage Power Analysis Attacks on DPA-Resistant Logic Styles Under Process Variations IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 61, NO. 2, FEBRUARY 2014.
[14] Preeti Verma, R. A. Mishra, Leakage Power and Delay Analysis of LECTOR Based CMOS Circuits, In Proc. of International Conference on Computer & Communication Technology (ICCCT)- IEEE, 2011.

Energy, Delay, Power consumption, PDP.